

TL/G/10041-78

DESCRIPTION

These dice are n-channel, enhancement mode, power MOSFETs designed especially for high power, high speed applications, such as power supplies, AC and DC motor control and high energy pulse circuits.

This process is available in the following device types:

TO-204 (Case 42)	TO-247 (Case 40)
IRF450CF	IRFP450CF
IRF450	IRFP450
IRF451	IRFP451
IRF452	IRFP452
IRF453	IRFP453


Electrical Characteristics $T_C = 25^\circ\text{C}$ (unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Max	Units
V_{DSS}	Drain to Source Voltage (Note 1)	$I_D = 250 \mu\text{A}; V_{GS} = 0\text{V}$	500		V
I_{DSS}	Zero Gate Voltage Drain	$V_{DS} = \text{Rated Voltage}$ $V_{GS} = 0\text{V}$		250	μA
I_{GSS}	Gate Leakage Current	$V_{DS} = \pm 20\text{V}; V_{DS} = 0\text{V}$		± 100	nA
$V_{GS(\text{TH})}$	Gate Threshold Voltage	$I_D = 250 \mu\text{A}; V_{DS} = V_{GS}$	2.0	4.0	V
$R_{DS(\text{ON})}$	Static On-Resistance (Note 2)	$V_{GS} = 10\text{V}; I_D = 7.0\text{A}$		0.4	Ω
g_{FS}	Forward Transconductance	$V_{DS} = 10\text{V}; I_D = 7.0\text{A}$	6.0		Siemens
C_{iss}	Input Capacitance	$V_{DS} = 25\text{V}; V_{GS} = 0\text{V}$ $f = 1 \text{ MHz}$		3000	pF
C_{oss}	Output Capacitance			600	pF
C_{rss}	Reverse Transfer			200	pF
$t_{d(\text{on})}$	Turn-On Delay Time	$V_{DD} = 210\text{V}; I_D = 7.0\text{A}$ $V_{GS} = 10\text{V}; R_{\text{GEN}} = 4.7\Omega$		35	ns
t_r	Rise Time	$R_{GS} = 4.7\Omega$		50	ns
$t_{d(\text{off})}$	Turn-Off Delay Time			150	ns
t_f	Fall Time			70	ns
Q_g	Total Gate Charge	$V_{GS} = 10\text{V}; I_D = 16\text{A}$ $V_{DD} = 400\text{V}$		120	nC

Note 1: $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.


Note 2: Pulse Test: Pulse Width $\leq 20 \mu\text{s}$, Duty Cycle $\leq 1\%$.

Typical Performance Characteristics




TL/G/10041-79

FIGURE 1. Output Characteristics




TL/G/10041-80

FIGURE 2. Static Drain to Source Resistance vs Drain Current




TL/G/10041-81

FIGURE 3. Transfer Characteristics




TL/G/10041-82

FIGURE 4. Temperature Variation of Gate to Source Threshold Voltage



TL/G/10041-83

FIGURE 5. Capacitance vs Drain to Source Voltage




TL/G/10041-84


FIGURE 6. Gate to Source Voltage vs Total Gate Charge

Process F4

Typical Performance Characteristics (Continued)




TL/G/10041-85




TL/G/10041-86

Typical Electrical Characteristics



TL/G/10041-87



TL/G/10041-88

Probe Testing

Each die is probed and electrically tested to the limits specified in the Electrical Characteristics Table. However, high current parameters and thermal characteristics specified in the packaged device data sheets cannot be tested or guaranteed in die form because of the power dissipation limits of unmounted die and current handling limits of probe tips.

These parameters are:

Thermal Resistance

Forward Voltage Drop at Rated Current

Reverse Recovery Characteristics at Rated Current

Surge Current