FIFO Input/Output Interface Unit



Features

- 128-byte FIFO buffer provides asynchronous bidirectional CPU/CPU or CPU/peripheral interface, expandable to any width in byte increments by use of multiple Z8060 FIO's
- Interlocked 2-Wire or 3-Wire Handshake logic port mode; Z-BUS or non-Z-BUS interface.
- Pattern-recognition logic stops DMA transfers and/or interrupts CPU; preset byte count can initiate variable-length DMA transfers.

General Description

The Z8538 FIO provides an asynchronous 128-byte FIFO buffer between two CPUs or between a CPU and a peripheral device. This buffer interface expands to a 16-bit or wider data path and expands in depth to add as many Z8060 FIFOs (and an additional FIO) as are needed.

The FIO manages data transfers by assuming Z-BUS, non-Z-BUS microprocessor (a generalized microprocessor interface), Interlocked

- Seven sources of vectored/nonvectored interrupt which include pattern-match, byte count, empty or full buffer status; a dedicated "mailbox" register with interrupt capability provides CPU/CPU communication.
- REQUEST/WAIT lines control high-speed data transfers.
- All functions are software controlled via directly addressable read/write registers.

2-Wire Handshake, and 3-Wire Handshake operating modes. These modes interface dissimilar CPUs or CPUs and peripherals running under differing speeds or protocols, allowing asynchronous data transactions and improving I/O overhead by as much as two orders of magnitude. Figures 1 and 2 show how the signals controlling these operating modes are mapped to the FIO pins.



Figure 1. Logic Functions





General Description (Continued)

The FIO supports the Z-BUS interrupt protocols, generating seven sources of interrupts upon any of the following events: a write to a message register, change in data direction, pattern match, status match, over/underflow error, buffer full and buffer empty status. Each interrupt source can be enabled or disabled, and can also place an interrupt vector on the port address/data lines.

The data transfer logic of the FIO has been

specially designed to work with DMA (Direct Memory Access) devices for high-speed transfers. It provides for data transfers to or from memory each machine cycle, while the DMA device generates memory address and control signals. The FIO also supports the variably sized block length, improving system throughput when multiple variable length messages are transferred amongst several sources.



Figure 3. FIO Block Diagram

Functional Description

Operating Modes. Ports 1 and 2 operate in any of twelve combinations of operating modes, listed in Table 2. Port 1 functions in either the Z-BUS or non-Z-BUS microprocessor modes, while Port 2 functions in Z-BUS, non-Z-BUS, Interlocked 2-Wire Handshake, and 3-Wire Handshake modes. Table 1 describes the signals and their corresponding pins in each of these modes. The pin diagrams of the FIO are identical, except for two pins on the Port 1 side, which select that port's operating mode. Port 2's operating mode is programmed by two bits in Port 1's Control register 0. Table 2 describes the combinations of operating modes; Table 3 describes the control signals mapped to pins A-J in the five possible operating modes. Functional Description (Continued)

Control Signal Pins	Z-BUS Low Byte	Z-BUS High Byte	Non-Z-BUS	Interlocked HS Port*	3-Wire HS Port*
٨	REQ/WT	REQ/WT	REQ/WT	RFD/DAV	RFD/DAV
В	DMASTB	DMASTB	DACK	ACKIN	DAV/DAC
С	DS	DS	RD	FULL	DAC/RFD
D	R/W	R/W	WR	EMPTY	EMPTY
E	CS	CS	CE	CLEAR	CLEAR
F	AS	AS	C/D	DATA DIR	DATA DIR
G	INTACK	A ₀	INTACK	in _o	in ₀
H	IEO	Al	IEO	OUT1	OUT1
I	IEI	A ₂	IEI	OE	OE
J	INT	A ₃	INT	OUT ₃	OUT ₃

Z8538 FIO

*2 side only.

Table I. Pin Assignme	ents	nents
-----------------------	------	-------

Mode	Ml	MO	Bl	B ₀	Port 1	Port 2
0	0	0	0	0	Z-BUS Low Byte	Z-BUS Low Byte
1	0	0	0	1	Z-BUS Low Byte	Non-Z-BUS
2	0	0	1	0	Z-BUS Low Byte	3-Wire Handshake
3	0	0	1	1	Z-BUS Low Byte	2-Wire Handshake
4	0	1	0	0	2-BUS High Byte	2-BUS High Byte
5	0	1	0	1	Z-BUS High Byte	Non-Z-BUS
6	0	1	1	0	Z-BUS High Byte	3-Wire Handshake
7	0	1	1	1	Z-BUS High Byte	2-Wire Handshake
8	1	0	0	0	Non-Z-BUS	Z-BUS Low Byte
9	1	0	0	1	Non-Z-BUS	Non-Z-BUS
10	1	0	1	0	Non-Z-BUS	3-Wire Handshake
11	1	0	1	1	Non-Z-BUS	2-Wire Handshake

Table	2.	Operating	Modes
-------	----	-----------	-------



Functional Description (Continued)





Figure 5. CPU to I/O Configuration



Pins Common To Both Sides

Pin Signals	Pin Names	Pin Numbers	Signal Description		
M ₀	M_0	21	M ₁ and M ₀ program Port 1		
Ml	Ml	19	side CPU interface		
+5 Vdc	+5 Vdc	40	DC power source		
GND	GND	20	DC power ground		

Z-BUS Low Byte Mode

Pin Signals	Pin Names	Pin Nu Po 1	mbers ort 2	Signal Description
ÅD ₀ -ÅD ₇ (Åddress/Data)	D ₀ -D ₇	11-18	29-22	Multiplexed bidirectional address/data lines, Z-BUS compatible.
REQ/WAIT (Request/Wait)	A	1	39	Output, <u>active Low, REQUEST</u> (ready) line for DMA transfer; WAIT line (open-drain) output for syn- chronized CPU and FIO data transfers.
DMASTB (Direct Memory Access Strobe)	В	2	38	Input, active Low. Strobes DMA data to and from the FIFO buffer.
DS (Data Strobe)	С	3	37	Input, active Low. Provides timing for data trans- fer to or from FIO.
R/W (Read/Write)	D	4	36	Input; active High signals CPU read from FIO; active Low signals CPU write to FIO.
CS (Chip Select)	E	5	35	Input, active Low. Enables FIO. Latched on the rising edge of \overline{AS} .
AS (Address Strobe)	F	6	34	Input, active Low. Addresses, CS and INTACK sampled while AS Low.
INTACK (Interrupt Acknowledge)	G	7	33	Input, active Low. Acknowledges an interrupt. Latched on the rising edge of AS.
IEO (Interrupt Enable Out)	н	8	32	Output, active High. Sends interrupt enable to lower priority device IEI pin.
IEI (Interrupt Enable In)	I	9	31	Input, active High. Receives interrupt enable from higher priority device IEO signal.
INT (Interrupt)	1	10	30	Output, open drain, active Low. Signals FIO inter- rupt request to CPU.

Table 3. Signal/Pin Descriptions

Z-BUS High Byte Mode (Continued)

Pin Signals	Pin Names	Pin Numbers Port 1 2		Signal Description
AD ₀ -AD ₇ (Address/Data)	D ₀ -D ₇	11-18	29-22	Multiplexed bidirectional address/data lines, Z-BUS compatible.
REQ/WAIT (Request/Wait)	A	1	39	Output, active Low, REQUEST (ready) line for DMA transfer; WAIT line (open-drain) output for syn- chronized CPU and FIO data transfers.
DMASTB (Direct Memory Access Strobe)	В	2	38	Input, active Low. Strobes DMA data to and from the FIFO buffer.
DS (Data Strobe)	С	3	37	Input, active Low. Provides timing for transfer of data to or from FIO.
R/W (Read/Write)	D	4	36	Input, active High. Signals CPU read from FIO; active Low signals CPU write to FIO.
CS (Chip Select)	E	5	35	Input, active L <u>ow</u> . Enables FIO. Latched on the rising edge of AS.
AS (Address Strobe)	F	6	34	Input, active Low. Addresses, CS and INTACK are sampled while AS is Low.
A ₀ (Address Bit 0)	G	7	33	Input, active High. With A_1 , A_2 , and A_3 , addresses FIO internal registers.
A ₁ (Address Bit 1)	н	8	32	Input, active High. With A_0 , A_2 , and A_3 , addresses FIO internal registers.
A ₂ (Address Bit 2)	Ι	9	31	Input, active High. With A_0 , A_1 , and A_3 , addresses FIO internal registers.
A ₃ (Address Bit 3)	1	10	30	Input, active High. With A_0 , A_1 , and A_2 , addresses FIO internal registers.

Table 3. Signal/Pin Descriptions (Continued)



Non-Z-BUS Mode

Pin Signals	Pin Names	Pin Nu Po l	mbers ort 4	Signal Description
D ₀ -D ₇ (Data)	D ₀ -D ₇	11-18	29-22	Bidirectional data bus.
REQ/WT (Request/Wait)	A	1	39	Output, <u>active Low, REQUEST</u> (ready) line for DMA transfer; WAIT line (open-drain) output for syn- chronized CPU and FIO data transfer.
DACK (DMA Acknowledge)	В	2	38	Input, active Low. DMA acknowledge.
RD (Read)	С	3	37	Input, active Low. Signals CPU read from FIO.
WR (Write)	D	4	36	Input, active Low. Signals CPU write to FIO.
CE (Chip Select)	Е	5	35	Input, active Low. Used to select FIO.
C/D (Control/Data)	F	6	34	Input, active High. Identifies control byte on D_0 - D_7 ; active Low identifies data byte on D_0 - D_7 .
INTACK (Interrupt Acknowledge)	G	7	33	Input, active Low. Acknowledges an interrupt.
IEO (Interrupt Enable Out)	н	8	32	Output, active High. Sends interrupt enable to lower priority device IEI pin.
IEI (Interrupt Enable In)	I	9	31	Input, active High. Receives interrupt enable from higher priority device IEO signal.
INT (Interrupt)	J	10	30	Output, open drain, active Low. Signals FIO interrupt to CPU.

Table 3. Signal/Pin Descriptions (Continued)



Port 2-I/O Port Mode

Pin Signals	Pin Names	Pin Numbers	Mode	Signal Description
D ₀ -D ₇ (Data)	D ₀ -D ₇	29-22	2-Wire HS* 3-Wire HS	Bidirectional data bus.
RFD/DAV (Ready for Data/Data Available)	A	39	2-Wire HS 3-Wire HS	Output, RFD active High. Signals peripherals that FIO is ready to receive data. DAV active Low signals that FIO is ready to send data to peripherals.
ACKIN (Acknowledge Input)	В	38	2-Wire HS	Input, active Low. Signals FIO that output data is received by peripherals or that input data is valid.
DAV/DAC (Data Available/Data Accepted)	В	38	3-Wire HS	Input; DAV (active Low) signals that data is valid on bus. DAC (active High) signals that output data is accepted by peripherals.
FULL	С	37	2-Wire HS	Output, open drain, active High. Signals that FIO buffer is full.
DAC/RFD (Data Accepted/Read for Data)	С у	37	3-Wire HS	Direction controlled by internal programming. Both active High. DAC (an output) signals that FIO has received data from peripheral; RFD (an input) signals that the listeners are ready for data.
EMPTY	D	36	2-Wire HS 3-Wire HS	Output, open drain, active High. Signals that FIFO buffer is empty.
CLEAR	E	35	2-Wire HS 3-Wire HS	Programmable input or output, active Low. Clears all data from FIFO buffer.
DATA DIR (Data Direction)	F	34	2-Wire HS 5-Wire HS	Programmable input or output. Active High signals data input to Port 2; Low signals data output from Port 2.
IN ₀	G	33	2-Wire HS 3-Wire HS	Input line to D_0 of Control Register 3.
OUTI	Н	32	2-Wire HS 3-Wire HS	Output line from D_1 of Control Register 3.
OE (Output Enable)	I	31	2-Wire HS 3-Wire HS	Input, active Low. When Low, enables bus drivers. When High, floats bus drivers at high impedance.
OUT ₃	J	30	2-Wire HS 3-Wire HS	Output line from D_3 of Control register 3.

*Handshake

Table 3. Signal/Pin Descriptions (Continued)

Reset

The FIO can be reset under either hardware or software control by one of the following methods:

- By forcing both AS and DS Low simultaneously in Z-BUS mode (normally illegal).
- By forcing RD and WR Low simultaneously in non-Z-BUS mode.
- By writing a 1 to the Reset bit in Control register 0 for software reset.

In the Reset state, all control bits are cleared to 0. Only after clearing the Reset bit (by writing a 0 to it) can the other command bits be programmed. This action is true for both sides of the FIO when programmed as a CPU interface.

For proper system control, when Port 1 is reset, Port 2 is also reset. In addition, all Port 2's outputs are floating and all inputs are ignored. To initiate the data transfer, Port 2 must be enabled by Port 1. The Port 2 CPU can determine when it is enabled by reading Control register 0, which reads "floating" data bus if not enabled and " 01_{H} " if enabled.



CPU Interfaces

The FIO is designed to work with both Z-BUS- and non-Z-BUS-type CPUs on both Port 1 and Port 2. The Z-BUS configuration interfaces CPUs with time-multiplexed address and data information on the same pins. The Z8001, Z8002, and Z8 are examples of this type of CPU. The \overline{AS} (Address Strobe) pin is used to latch the address and chip select information sent out by the CPU. The R/\overline{W} (Read/Write) pin and the \overline{DS} (Data Strobe) pin are used for timing reads and writes from the CPU to the FIO (Figures 6 and 7).

The non-Z-BUS configuration is used for CPUs where the address and data buses are separate. Examples of this type of <u>CPU</u> are the Z80 and 8080. The <u>RD</u> (Read) and <u>WR</u> (Write) pins are used to time reads and writes from the CPU to the FIO (Figures 9 and 10). The C/D (Control/Data) pin is used to directly access the FIFO buffer (C/D=0) and to access the other registers (C/D=1). Read and write to all



Figure 6. Z-BUS Read Cycle Timing



Figure 7. Z-BUS Write Cycle Timing



CPU Interfaces (Continued)

registers except the FIFO buffer¹ are two-step operations, described as follows (Figure 8). First, write the address $(C/\overline{D} = 1)$ of the register to be accessed into the Pointer Register (State 0); second, read or write $(C/\overline{D} = 1)$ to the register pointed at previously (State 1). Continuous status monitoring can be performed in State 1 by continuous Control Read operations $(C/\overline{D} = 1)$.



Figure 8. Register Access in Non-Z-BUS Mode



Figure 9. Non-Z-BUS Read Cycle Timing



Figure 10. Non-Z-BUS Write Cycle Timing

WAIT Operation

<u>When data is output by the CPU, the</u> REQ/WT (WAIT) pin is active (Low) only when the FIFO buffer is full, the chip is selected, and the FIFO buffer is addressed. WAIT goes inactive when the FIFO buffer is not full. <u>When</u> data is input by the CPU, the REQ/WT pin becomes active (Low) only when the FIFO buffer is empty, the chip is selected, and the FIFO buffer is addressed. WAIT goes inactive when the FIFO buffer is not empty.

¹The FIFO buffer can also be accessed by this two-step operation.

Interrupt Operation

The FIO supports the prioritized daisy chain interrupt protocol for both Z-BUS and non-Z-BUS operating modes (for more details refer to the Z-BUS Summary).

Each side of the FIO has seven sources of interrupt. The priorities of these devices are fixed in the following order (highest to lowest): Mailbox Message, Change in Data Direction, Pattern Match, Status Match, Overflow/ Underflow Error, Buffer Full, and Buffer Empty. Each interrupt source has three bits that control how it generates the interrupt. These bits are Interrupt Pending (IP), Interrupt Enable (IE), and Interrupt Under Service (IUS).

In addition, each side of the FIO has an interrupt vector and four bits controlling the FIO interrupt logic. These bits are Vector Includes Status (VIS), Master Interrupt Enable (MIE), Disable Lower Chain (DLC), and No Vector (NV).

A typical Interrupt Acknowledge cycle for Z-BUS operation is shown in Figure 11 and for non-Z-BUS operation in Figure 12. The only difference is that in Z-BUS mode, INTACK is latched by AS, and in non-Z-BUS mode INTACK is not latched.

When MIE = 1, reading the vector always includes status, independent of the state of the VIS bit. In this way, when VIS = 0, all information can be obtained with one additional read, thus conserving vector space. When MIE = 0, reading the vector register returns the unmodified base vector so that it can be verified.

In non-Z-BUS mode, IPs do not get set while in State 1. Therefore, in order to minimize interrupt latency, the FIO should be left in State 0.



Figure 11. Z-BUS Interrupt Acknowledge Cycle



Interrupt Operation (Continued)



Figure 12. Non-Z-BUS Interrupt Acknowledge Cycle

CPU to **CPU** Operation

DMA Operation. The FIO is particularly well suited to work with a DMA in both Z-BUS and non-Z-BUS modes. A data transfer between the FIO and system memory can take place during every machine cycle on both sides of the FIO simultaneously.

In Z-BUS mode, the $\overline{\text{DMASTB}}$ pin (DMA Strobe) is used to read or write into the FIFO buffer. The $\overline{\text{R/W}}$ (Read/Write) and $\overline{\text{DS}}$ (Data Strobe) signals are ignored by the FIO; however, the \overline{CS} (Chip Select) signal is not ignored and therefore must be kept invalid. Figures 13 and 14 show typical timing.

In Non-Z-BUS mode, the DACK pin (DMA Acknowledge) is used to tell the FIO that its DMA request is granted. After DACK goes Low, every read or write to the FIO goes into the FIFO buffer. Figures 15 and 16 show typical timing.



Figure 13. Z-BUS FIO to Memory Data Transaction



CPU to CPU Operation (Continued)



Figure 14. Z-BUS Memory to FIO Data Transaction



Figure 15. Non-Z-BUS FIO to Memory Transaction







CPU to CPU Operation (Continued)

The FIO provides a special mode to enhance its DMA transfer capability. When data is written into the FIFO buffer, the REO/WT (REOUEST) pin is active (Low) until the FIFO buffer is full. It then goes inactive and stays inactive until the number of bytes in the FIFO buffer is equal to the value programmed into the Byte Count Comparison register. Then the REQUEST signal goes active and the sequence starts over again (Figure 17).



- NOTES:
- 1. FIFO empty.
- 2. REQUEST enabled, FIO requests DMA transfer.
- 3. DMA transfers data into the FIO.
- 4. FIFO full, REQUEST inactive.
- 5. The FIFO empties from the opposite port until the number of bytes in the FIFO buffer is the same as the number programmed in the Byte Count Comparison register.

Figure 17. Byte Count Control: Write to FIO

Message Registers. Two CPUs can communicate through a dedicated "mailbox" register without involving the 128×8 bit FIFO buffer (Figure 19). This mailbox approach is useful

When data is read from the FIO, the REQ/WT pin (REQUEST) is inactive until the number of bytes in the FIFO buffer is equal to the value programmed in the Byte Count Comparison register. The REQUEST signal then goes active and stays active until the FIFO buffer is empty. When empty, REQUEST goes inactive and the sequence starts over again (Figure 18).





NOTES:

- 1. FIFO empty.
- 2. CPU/DMA fills FIFO buffer from the opposite port.
- 3. Number of bytes in FIFO buffer is the same as the number of bytes programmed in the Byte Count Comparison register.
- REQUEST goes active. 5. DMA transfers data out of FIFO until it is empty.

Figure 18. Byte Count Control: Read from FIO

for transferring control parameters between the interfacing devices on either side of the FIO without using the FIFO buffer. For example, when Port 1's CPU writes to the



NOTE: Usable only for CPU/CPU interface. Figure 19. Message Register Operation

CPU to CPU Operation (Continued)

Message Out register, Port 2's message IP is set. If interrupts are enabled, Port 2's CPU is interrupted. Port 2's message IP status is readable from the Port 1 side. When Port 2's CPU reads the data from its Message In register, the Port 2 IP is cleared. Thus, Port 1's CPU can read when the message has been read and can now send another message or follow whatever protocol that is set up between the two CPU's. The same transfer can also be made from Port 2's CPU to Port 1's CPU.

CLEAR (Empty) FIFO Operation. The CLEAR FIFO bit (active Low) clears the FIFO buffer of data. Writing a 0 to this bit empties the FIFO buffer, inactivates the REQUEST line, and disables the handshake (if programmed). The CLEAR bit does not affect any control or data register. To remove the CLEAR state, write a 1 to the CLEAR bit.

In CPU/CPU mode, under program control, only one of the ports can empty the FIFO by writing to its Control Register 3, bit 6. The Port 1 CPU must program bit 7 in Control Register 3 to determine which port controls the CLEAR FIFO operation (0 = Port 1 control; 1 = Port 2 control).

72522 EIN

Direction of Data Transfer Operation. The Data Direction bit controls the direction of data transfer in the FIFO buffer. The Data Direction bit is defined as 0 = output from CPU and 1 = input to CPU. This bit reads correctly when read by either port's CPU. For example, if Port 1's CPU reads a 0 (CPU output) in its Data Direction bit, then Port 2's CPU reads a 1 (input to CPU) in its Data Direction bit.

In CPU/CPU mode, under program control, only one of the ports can control the direction of data transfer. The Port 1 CPU must program bit 5 in Control Register 3 to determine which port controls the data direction (0 = Port 1control; 1 = Port 2 control). Figure 20 shows FIO data transfer options.



Figure 20. FIO Data Transfer Options



CPU to I/O Operation

When Port 2 is programmed in the Interlocked 2-Wire Handshake mode or the 3-Wire Handshake mode, and Port A is programmed in Z-BUS or non-Z-BUS Microprocessor mode, the FIO interfaces a CPU and a peripheral device. In the Interlocked 2-Wire Handshake mode, RFD/DAV and ACKIN strobe data to and from Port 2. In the 3-Wire Handshake mode, RFD/DAV, DAV/DAC, and DAC/RFD signals control data flow.

Interlocked 2-Wire Handshake. In the Interlocked Handshake, the action of the FIO must be acknowledged by the other half of the handshake before the next action can take place. In output mode, Port 2 does not indicate that new data is available until the external device indicates it is ready for the data. Similarly, in input mode, Port 2 does not indicate that it is ready for new data until the data source indicates that the previous byte of the data is no longer available, thereby acknowledging Port 2's acceptance of the last byte. This allows the FIO to directly interface to a Z8's port, a CIO's port, a UPC's port, another FIO port, or another FIFO Z8060, with no external logic (Figures 21 and 22).

3-Wire Handshake. The 3-Wire Handshake is designed for applications in which one output port is communicating with many input ports simultaneously. It is essentially the same as the Interlocked Handshake, except that two signals are used to indicate that an input port is ready for new data or that it has accepted the present data. In the 3-Wire Handshake, the rising edge of the RFD status line indicates that the port is ready for data, and the rising edge of the DAC status line indicates that the data has been accepted. With 3-Wire Handshake, the lines of many input ports can be bussed together with open-drain drivers and the out-

put port knows when all of the ports are ready and have accepted the data. This handshake is the same handshake used in the IEEE-488 Instruments. Since the port's direction can be changed under software control, bidirectional IEEE-488-type transfers can be performed. Figures 23 and 24 show the timings associated with 3-Wire Handshake communications.

CLEAR FIFO Operation. In CPU-to-I/O operation, the CLEAR FIFO operation can be performed by the CPU side (Port 1) under software control as previously explained. The CLEAR FIFO operation can also be performed <u>under hardware control by defining the CLEAR pin of Port 2 as an input (Control Register 3, bit 7 = 1).</u>

For cascading purposes, the $\overline{\text{CLEAR}}$ pin can also be defined as an output (Control Register 3, bit 7 = 0), which reflects the current state of the $\overline{\text{CLEAR}}$ FIFO bit. It can then empty other FIOs or initialize other devices in the system.

Data Direction Control. In CPU-to-I/O mode, the direction of data transfer can be controlled by the CPU side (Port 1) under software control as previously explained. The data direction can also be determined by hardware control by defining the Data Direction pin of Port 2 as an input (Control Register 3, bit 5 = 1).

For cascading purposes, the Data Direction pin can also be defined as an output (Control Register 3, bit 5 = 0) pin which reflects the current state of the Data Direction bit. It can then be used to control the direction of data transfer for other FIOs or for external logic.

On the Port 2 side, when data direction is 0, Port 2 is in Output Handshake mode. When data direction is 1, Port 2 is in Input Handshake mode.



CPU to I/O Operation (Continued)



Figure 21. Interlocked Handshake Timing (Imput) Port 2 Side Only



Figure 22. Interlocked Handshake Timing (Output) Port 2 Side Only



Figure 23. Input (Acceptor) Timing IEEE-488 Port: Port 2 Side Only



Figure 24. Output (Source) Timing IEEE-488 HS Port: Port 2 Side Only



Programming

The programming of the FIO is greatly simplified by the efficient grouping of the various operation modes in the control registers. Since all of the control registers are read/write, the need for maintaining their image in system memory is eliminated. Also, the read/write feature of the registers aids in system debugging.

Each side of the FIO has 16 registers. All 16 registers are used by the Port 1 side; Control register 2 is not used on the Port 2 side. All registers are addressable 0_H through F_H.

In the Z-BUS Low Byte mode, the FIO allows two methods for register addressing under control of the Right Justify Address (RJA) bit in Control register 0. When RJA = 0, address bus bits 1-4 are used for register addressing and bits 5, 6, and 7 are ignored (Table 4). When RJA = 1, bits 0-3 are used for the register addresses, and bits 4-7 are ignored.

Control Registers. These four registers specify FIO operation. The Port 2 side control registers operate only if the Port 2 device is a CPU. The Port 2 CPU can control interface operations, including data direction, only when enabled by the setting of bit 0 in the Port 1 side of Control Register 2. A 1 in bit 1 of the same register enables the handshake logic.

Interrupt Status Registers. These four registers control and monitor the priority interrupt functions for the FIO.

Interrupt Vector Register. This register stores the interrupt service routine address. This vector is placed on D_0 - D_7 when IUS is set by the Interrupt Acknowledge signal from the CPU. When bit 4 (Vector Includes Status) is set in Control Register 0, the reason for the interrupt

Non Z-BUS	D7-D4	D ₃	D ₂	Dı	D ₀	
Z-BUS High		A3	A ₂	A,	Å ₀	
$ \textbf{Z-BUS Low} \begin{cases} \textbf{RJA} = 0 \\ \textbf{RJA} = 1 \end{cases} $	AD ₇ -AD ₅ AD ₇ -AD ₄	AD4 AD3	AD ₃ AD ₂	AD ₂ AD ₁	AD ₁ AD ₀	AD ₀
Description						
Control Register 0	x	0	0	0	0	x
Control Register 1	x	0	0	0	1	x
Interrupt Status Register 0	x	0	0	1	0	x
Interrupt Status Register 1	x	0	0	1	1	x
Interrupt Status Register 2	x	0	1	0	0	x
Interrupt Status Register 3	x	0	1	0	1	x
Interrupt Vector Register	x	0	1	1	0	x
Byte Count Register	x	0	1	1	1	x
Byte Count Comparison Register	x	1	0	0	0	x
Control Register 2*	x	1	0	0	1	x
Control Register 3	x	1	0	1	0	x
Message Out Register	x	1	0	1	1	x
Message In Register	x	1	1	0	0	x
Pattern Match Register	x	1	1	0	1	x
Pattern Mask Register	x	1	1	1	0	x
Data Buffer Register	x	1	1	1	1	x

x = Don't Care

*Register is only on Port 1 side



Programming Continued)

is encoded within the vector address in bits 1, 2, and 3. If bit 5 is set in Control register 0, no vector is output by the FIO during an Interrupt Acknowledge cycle. However, IUS is set as usual.

Byte Count Compare Register. This register contains a value compared with the byte count in the Byte Count register. If the Byte Count Compare interrupt is enabled, an interrupt will occur upon compare.

Message Out Register. Either CPU can place a message in its Message Out register. If the opposite side Message register interrupt is enabled, the receiving side CPU will receive an interrupt request, advising that a message is present in its Message In register. Bit 5 in Control Register 1 on the initiating side is set when a message is written. It is cleared when the message is read by the receiving CPU.

Message In Register. This register receives a message placed in the Message Out register by the opposite side CPU.

Pattern Match Register. This register contains a bit pattern matched against the byte in the Data Buffer register. When these patterns match, a Pattern Match interrupt will be generated, if previously enabled.

Pattern Mask Register. The Pattern Mask register may be programmed with a bit pattern mask that limits comparable bits in the Pattern Match register to non-masked bits (1 = mask).

Data Buffer Register. This register contains the data to be read from or written to the FIFO buffer.

Byte Count Register. This is a read-only register, containing the byte count for the FIFO buffer. The byte count is derived by subtracting the number of bytes read from the buffer from the number of bytes written into the buffer. The count is "frozen" for an accurate reading by setting bit 6 (Freeze Status register) in Control Register 1. This bit is cleared when the Byte Count register read is completed.



Figure 25. Typical Application: Node Controller



Registers









STS 28538 FID

Registers (Continued)







Registers (Continued)

.

Byte Count Register Address: 0111

	D,	D,	D,	04	D3	D,	D,	Do	
	T	1	Ι	Ī	Ι	Ĩ	1	T	
EFL	ECT	S N	UMB	ER	OF I	BYTI	ES II	1 801	FE

Figure 28. Byte Count Register

Pattern Match Register

Address: 1011

(Read/Write)

D7 D8 D5 D4 D3 D2 D1 D0 1 1 Т 1

STORES BYTE COMPARED WITH BYTE IN DATA BUFFER REGISTER



Figure 29. Interrupt Vector Register

Pattern Mask Register

Address: 1110 (Read/Write)

D,	0,	Ds	D4	03	D2	D,	Do
1	T	1	T	Τ	I	T	1
IF S	εT,	BITS	6 O·7	MA	SK I	ITS	0.7
IN P.	ATT	ERN 1 OC	MA	TCH RS V	I REI IHEI	QIS1 N AL	IER.
NC	DN-N	AASI	ED	BIT	S AG	RE	E.

Figure 31. Pattern Mask Register

Byte Count Comparison Register

Address: 1000 (Read/Write)

D7 D6 D5 D4 D3 D2 D, D0 1 1 1 1 1 1 1 1 1

Figure 33. Byte Count Comparison Register

Message In Register Address: 1100 (Read Only)

D,	De	Ds	D4	D,	D2	D,	Do
1	1	1	Τ	T	1	Т	1

STORES MESSAGE RECEIVED FROM MESSAGE OUT REGISTER ON OPPOSITE PORT OF CPU

Figure 35. Message In Register

CONTAINS VALUE COMPARED TO BYTE COUNT REGISTER TO ISSUE INTERRUPTS ON MATCH (BIT 7 ALWAYS 0.)

D,	De	0,	D4	D,	D2	D,	Do
I	1	T	1	1	1	1	1
TORE	S MI	E88/	AGE	SEN	IT TO	D M	ESSA

Figure 34. Message Out Register

Figure 30. Pattern Match Register

Data Buffer Register

Address: 1111 (Read/Write)

111111	1 1
CONTAINS THE BYTE TR	NSFERRE

Figure 32. Data Buffer Register

Message Out Register Address: 1011 (Read/Write)

IN REGISTER ON OPPOSITE PORT OF FIO



Absolute Maximum Ratings

Voltages on all inputs and output	uts
with respect to GND	-0.3 V to +7.0 V
Operating Ambient	
Temperature	0°C to +70°C
Storage Temperature	65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin. Standard conditions are as follows:



Figure 36. Standard Test Load

DC Characteristics Symbol Parameter Min Μαχ Unit Condition $V_{CC} + 0.3$ VIH Input High Voltage 2.0 v 0.8 VII Input Low Voltage -0.3 v 2.4 v $I_{OH} = -250 \ \mu A$ V_{OH} Output High Voltage v $I_{OI} = +2.0 \text{ mÅ}$ VOL Output Low Voltage 0.4 $I_{OI} = +3.2 \text{ mA}$ 0.5 v $0.4 \le V_{\rm IN} \le +2.4 \rm V$ I_{II} Input Leakage ±10.0 μA $0.4 \le V_{OUT} \le +2.4V$ IOL Output Leakage ±10.0 μĀ V_{CC} Supply Current 250 ICC mĀ

 $V_{CC} = 5 V \pm 5\%$ unless otherwise specified, over specified temperature range.

- +4.75 V ≤ V_{CC} ≤ +5.25 V
- \square GND = 0 V
- T_A as specified in Ordering Information



Figure 37. Open-Drain Test Load



Capacitance

Symbol	Parameter	Min	Max	Unit	Test Condition		
C _{IN}	Input Capacitance		10	pF			
COUT	OUT Output Capacitance		15	pF	Unmeasured Pins		
C _{I/O}	Bidirectional Capacitance		20	pF	Returned to Ground		

Inputs

-				
tr	Any Input Rise Time	100	ns	
tf	Any Input Fall Time	100	ns	

f = 1 MHz, over specified temperature range.

Z-BUS CPU Inteface Timing

Number	Symbol	Parameter	Min	Max	Units	Notes
1	TwAS	AS Low Width	70		ns	
2	TsÅ(AS)	Address to AS 1 Setup Time	10		ns	1
3	ThA(AS)	Address to AS Hold Time	50		ns	1
4	TsCSO(ÅS)	CS to AS † Setup Time	0		ns	1
5	-ThCSO(AS)	- CS to AS 1 Hold Time			ns	-1-
6	TdAS(DS)	AS t to DS t Delay	60		ns	1
7	TsA(DS)	Address to DS 4	120		ns	
8	TsRWR(DS)	R/W (Read) to DS Setup Time	100		ns	
9	TsRWW(DS)	R/₩ (Write) to DS ↓ Setup Time	0		ns	
10	-TwDS	- DS Low Width			—ns —	
11	TsDW(DSf)	Write Data to DS Setup Time	30		ns	
12	TdDS(DRV)	DS (Read) to Address Data Bus Driven	0		ns	
13	TdDSf(DR)	DS 1 to Read Data Valid Delay		255	ns	
14	ThDW(DS)	Write Data to DS † Hold Time	30		ns	
15 —	-TdDSr(DR)	- DS 1 to Read Data Not Valid Delay		-	ns	
16	TdDS(DRz)	DS 1 to Read Data Float Delay		70	ns	2
17	ThRW(DS)	R/\overline{W} to \overline{DS} 1 Hold Time	60		ns	
18	TdDS(AS)	DS t to AS I Delay	50		ns	
19	Trc	Valid Access Recovery Time	1000		ns	3

NOTES:

1. Parameter does not apply to Interrupt Acknowledge transactions.

3. This is the delay from $\overline{\text{DS}}$ of one CIO access to $\overline{\text{DS}}$ of another FIO access (either read or write).

 Float delay is measured to the time when the output has changed 0.5 V from steady state with minimum ac load and maximum dc load.

the second se



Z-BUS CPU Inteface Timing (Continued)





Z-BUS CPU Interrupt Acknowledge Timing

Number	Symbol	Parameter	Min	Max	Units	Notes
20	TsIA(AS)	INTACK to AS Setup Time	0		ns	
21	ThIA(AS)	INTACK to AS † Hold Time	250		ns	
22	TdDSA(DR)	DS (Acknowledge) I to Read Data Valid Delay		360	ns	
23	TwDSA	DS (Acknowledge) Low Width	475		ns	
24	-TdAS(IEO)	-AS I to IEO I Delay (INTACK Cycle)	···	- 350 -	ns —	-4-
25	TdIEI(IEO)	IEI to IEO Delay		150	ns	4
26	TsIEI(DSA)	IEI to DS (Acknowledge) ↓ Setup Time	100		ns	
27	ThIEI(DSA)	IEI to DS (Acknowledge) I Hold Time	200		ns	4
28	TdDS(INT)	DS (INTACK Cycle) to INT Delay			ns	
29	TdDCST	Interrupt Daisy Chain Settle Time			ns	4

NOTES:

 The parameters for the devices in any particular daisy chain must meet the following constraint: The delay from AS to DS must be greater than the sum of TdAS(IEO) for the highest priority peripheral, TsIEI(DSA) for the lowest priority peripheral, and TdIEI(IEO) for each peripheral separating them in the chain.





Z-BUS Interrupt Timing

Number	Symbol	Parameter	Min	Max	Units N	otes
30	TdMW(INT)	Message Write to INT Delay		1	AS Cycles	5
31	TdDC(INT)	Data Direction Change to INT Delay		1	+ ns AS Cycles	6
32	TdPMW(INT)	Pattern Match to INT Delay (Write Case)		1	\overline{AS} Cycles	
33	TdPMR(INT)	Pattern Match (Read Case) to INT Delay		1	+ ns AS Cycles	
34—	-TdSC(INT)	— Status Compare to INT Delay ————		1	$-\overline{\text{AS}}$ Cycles -	6—
35	TdER(INT)	Error to INT Delay		1	+ ns AS Cycles	
36	TdEM(INT)	Empty to INT Delay		1	$\frac{+ \text{ ns}}{\text{AS}}$ Cycles	6
37	TdFL(INT)	Full to INT Delay		1	+ ns AS Cycles	6
38	TdAS(INT)	AS to INT Delay			+ ns AS Cycles	
					+ ns	

NOTES: 5. Write is from the other side of FIO.

6. Write can be from either side, depending on programming of FIO.

		81 FIO:
MESSAGE WRITE	WRITE MESSAGE	DS 5
DATA	REGISTER OUT WRITE	TE ⁶
DIRECTION	CONTROL REGISTER 3	
PATTERN	WRITE DATA BUFFER REGISTER	
MATCH	READ DATA BUFFER REGISTER	<u>DS</u>
STATUS Compare	WRITE DATA BUFFER REGISTER	
ERROR	WRITE DATA BUFFER REGISTER	
EMPTY	WRITE DATA BUFFER REGISTER	<u>DS</u> ⁶
PULL	WRITE DATA BUFFER REGISTER	<u>DS</u> ⁶]
ĀB		
INT		



Z-BUS Request/Wait Timing

Number	Symbol	Parameter	Min	Max	Units	Notes
1	TdDS(WAIT)	DS I to WAIT I Delay			ns	
2	TdDS1(WAIT)	DSI + to WAIT † Delay			ns	
3	TdACK(WAIT)	ACKIN 1 to WAIT Delay			ns	1
4	TdDS(REQ)	DS I to REQ 1 Delay-			— ns —	
5	TdDMA(REQ)	DMASTB I to REQ 1 Delay			ns	
6	TdDS1(REQ)	DSI t to REQ Delay			ns	
7	TdACK(REQ)	ACKIN I to REQ I Delay			ns	
8	TdSU(DMA) —	Data Setup Time to DMASTB	200 -		— ns —	
9	TdH(DMA)	Data Hold Time to DMASTB	30		ns	
10	TdDMA(DR)	DMASTB I to Valid Data			ns	
11	TdDMA(DRH)	DMASTB † to Data Not Valid	0		ns	
12	TdDMA(DR2)	DMASTB † to Data Bus Float		70	ns	

NOTES:

1. The delay is from DAV 1 for 3-Wire Input Handshake. The delay is from DAC 1 for 3-Wire Output Handshake.





Z-BUS Reset Timing

Numbe	r Symbol	Parameter	Min	Max	Units	Notes
1	TdDSQ(AS)	Delay from DS 1 to AS 1 for No Reset	40		ns	
2	TdASQ(DS)	Delay for \overline{AS} 1 to \overline{DS} 1 for No Reset	50		ns	
3	Tw(AS + DS)	Minimum Width of AS and DS Both Low for Reset	500		ns	1

NOTES:

1. Internal circuitry allows for the reset provided by the 28 (DS held Low while AS pulses) to be sufficient.



Non-Z-BUS CPU Interface Timing

Number	Symbol	Parameter	Min	Max	Units	Notes
1	TsA(RD)	Address Setup to RD 1	80		ns	1
2	TsA(WR)	Address Setup to WR 1	80		ns	
3	ThA(RD)	Address Hold Time to RD t	0		ns	1
4 —	ThA(WR)	- Address Hold Time to WR 1	0 -		— ns —	-
5	TsCEI(RD)	CE Low Setup Time to RD	0		ns	1
6	TsCEI(WR)	CE Low Setup Time to WR	0		ns	
7	ThCEI(RD)	CE Low Hold Time to RD	0		ns	1
8 —	-ThCEI(WR)	- CE Low Hold Time to WR	0 -		ns —	
9	TsCEh(RD)	CE High Setup Time to RD	100		ns	1
10	TsCEh(WR)	CE High Setup Time to WR	100		ns	
11	TwRD1	RD Low Width	400		ns	
12	- TdRD(DRA)		0 -		— ns —	
13	TdRDf(DR)	RD I to Valid Data Delay		300	ns	
14	TdRDr(DR)	RD † to Read Data Not Valid Delay	0		ns	
15	TdRD(DRz)	RD t to Data Bus Float		70	ns	2
16	-TwWR1	WR Low Width	400 -		— ns —	
17	TsDW(WR)	Data Setup Time to WR	0		ns	
18	ThDW(WR)	Data Hold Time to WR	0		ns	
19	Trc	Valid Access Recovery Time	1000		ns	3

NOTES:

1. Parameter does not apply to Interrupt Acknowledge transactions.

3. This is the delay from RD 1 or WR 1 of one FIO access to RD 4 or WR 4 of another FIO access.

2. Float delay is measured to the time the output has changed 0.5 V from steady state with minimum ac load and maximum de load.



Non-Z-BUS CPU Interface Timing(Continued)









Non-Z-BUS Interrupt Acknowledge Timing

NOTES:

 The parameter for the devices in any particular daisy chain must meet the following constraint: The delay from INTACK 4 to RD I must be greater than the sum of TdINA(IEO) for the

highest priority peripheral, TsIEI(RD) for the lowest priority peripheral, and TdIEI(IEO) for each peripheral separating them in the chain.

Z8538 EIO





Non-Z-BUS Interrupt Timing

Number	Symbol	Parameter	Min	Max	Units	Notes
29	TdMW(INT)	Message Write to INT Delay		ns	5,6	
30	TdDC(INT)	Data Direction Change to INT Delay			ns	5,7
31	TdPMW(INT)	Pattern Match (Write Case) to INT Delay			ns	5
32	TdPMR(INT)	Pattern Match (Read Case) to INT Delay			ns	5
33 —	-TdSC(INT)	- Status Compare to INT Delay			— ns —	-5,7-
34	TdER(INT)	Error to INT Delay			ns	5,7
35	TdEM(INT)	Empty to INT Delay			ns	5,7
36	TdFL(INT)	Full to INT Delay			ns	5,7
37	TdSO(INT)	State 0 to INT Delay			ns	

NOTES:

Delay number is valid for State 0 only.
Write is from other side of FIO.

7. Write can be from either side, depending on programming of FIO.





Non-Z-BUS Request/Wait Timing

Number	Symbol	Parameter Min		Max	Units	Notes
1	TdRD(WT)	RD I to WAIT Active			ns	
2	TdRD1(WT)	RD1 I to WAIT Inactive			ns	
3	TdACK(WT)	ACKIN 4 to WAIT Inactive	ACKIN 1 to WAIT Inactive		ns	1
	-TdRD(REQ)	RD I to REQ Inactive			ns	
5	TdRD1(REQ)	RD1 I to REQ Active			ns	
6	TdACK(REQ)	ACKIN I to REQ Active			ns	
7	TdDAC(RD)	DACK 1 to RD 1 or WR 1			ns	
<u> </u>	-TSU(WR)	Data Setup Time to WR		- ns		
9	Th(WR)	Data Hold Time to WR			ns	
10	TdDMA	RD 1 to Valid Data			ns	2
11	TdDMA(DRH)	RD 1 to Data Not Valid	0		ns	2
12	TdDMA(DRZ)	RD 1 to Data Bus Float		70	ns	2

NOTES:

NOTES:
The delay is from DAV 1 for 3-Wire Input Handshake. The delay is from DAC 1 for 3-Wire Input Handshake.

2. Only when DACK is active.





Non-Z-BUS Reset Timing

Numbe	r Symbol	Parameter	Min	Max	Units	
1.	TdWR(RD)	Delay from WR 1 to RD 1	100		ns	
2.	TdRD(WR)	Delay from RD t to WR I	100		ns	
3.	TwRD + WR	Width of RD and WR, both Low for Reset	500		ns	



Port 2 Side Operation

Number	Symboi	Parameter	Min	Max Units	
1.	TwCLR	Width of Clear to Reset FIFO	700	ns	
2.	TdOE(DO)	OE I to Data Bus Driven	0	ns	
3.	TdOE(DRZ)	OE † to Data Bus Float		ns	





FIO 2-Wire Handshake Timing

Number S	ymbol	Parameter	Min	Max	Units
1 T	'sDI(ACK)	Data Input to ACKIN + to Setup Time			ns
2 T	dACKf(RFD)	ACKIN 1 to RFD 1 Delay	0		ns
З Т	dRFDr(ACK)	RFD 1 to ACKIN Delay	0		ns
4 T	sDO(DAV)	Data Out to DAV Setup Time	25		— ns ———
5 T	dDAVf(ACK)	DAV + to ACKIN + Delay	0		ns
6 T.	hDO(ACK)	Data Out to ACKIN Hold Time			ns
7 T	dACK(DAV)	ACKIN 1 to DAV 1 Delay	0		ns
8 — T	hDI(RFD) ——	Data Input to RFD ↓ Hold Time	0		ns
9 T	dRFDf(ACK)	RFD↓ to ACKIN ↑ Delay	0		ns
10 Te	dACKr(RFD)	ACKIN † (DAV †) to RFD † Delay— Interlocked and 3-Wire Handshake	0		ns
11 T	dDAVr(ACK)	DAV t to ACKIN t (RFD t)	0		ns
12 To	dACKr(DAV)	ACKIN 1 to DAV 4	0		ns



2-Wire Handshake (Port 2 Side Only) Output



2-Wire Handshake (Port 2 Side Only) Input



3-Wire Handshake Timing

Number	Symbol	Parameter	Min	Max	Units
1	TsDI(DAV)	Data Input to DAV Setup Time			ns
2	TdDAVIf(RFD)	DAV I to RFD I Delay	0		ns
3	TdDAVf(DAC)	DAV I to DAC † Delay	0		ns
4 —	-ThDI(DAC)	- Data In to DAC † Hold Time	0		ns
5	TdDACIr(DAV)	DAC 1 to DAV 1 Delay	0		ns
6	TdDAVIr(DAC)	DAV 1 to DAC Delay	0		ns
7	TdDAVIr(RFD)	DAV t to RFD t Delay	0		ns
8 —	-TdRFDI(DAV)	-RFD † to DAV Delay	0		ns
9	TsDO(DAC)	Data Out to DAV I			ns
10	TdDAVOf(RFD)	DAV I to RFD I Delay	0		ns
11	TdDAVOf(DAC)	DAV I to DAC 1 Delay	0		ns
12 —	-ThDO(DAC)	- Data Out to DAC † Hold Time			ns
13	TdDACOr(DAV)	DAC 1 to DAV 1 Delay			ns
14	TdDAVOr(DAC)	DAV † to DAC ↓ Delay	0		ns
15	TdDAVOr(RFD)	DAV 1 to RFD 1 Delay	0		ns
16	TdRFDO(DAV)	RFD 1 to DAV I Delay	0		ns



3-Wire Handshake Input



3-Wire Handshake Output



Ordering Information

Туре	Package	Temp	Clock	Description
Z8538 B1 B6 D1 D2 D6	Plastic 40 pin Plastic 40 pin Ceramic 40 pin Ceramic 40 pin Ceramic 40 pin	0/+70°C -40/+85°C 0/+70°C -55/+125°C 40/+85°C	4MHz	Z8538 FIO FIFO Input/Output Interface Unit.
Z8538A B1 B6 D1 D6	Plastic 40 pin Plastic 40 pin Ceramic 40 pin Ceramic 40 pin	0/+70°C 40/+85°C 0/+70°C -40/+85°C	6MHz	

Packages

Plastic

Ceramic

