



1K BIT SERIAL CMOS EEPROM

- HIGHLY RELIABLE CMOS FLOATING GATE TECHNOLOGY.
- SINGLE 5-VOLT SUPPLY
- EIGHT PIN PACKAGE.
- 64 × 16 OR 128 × 8 USER SELECTABLE SERIAL MEMORY
- COMPATIBLE WITH NATIONAL SEMICONDUCTOR NMC 9346 and NMC 9306
- SELF TIMED PROGRAMMING CYCLE.
- WORD AND CHIP ERASABLE
- 10,000 ERASE/WRITE CYCLES.
- TEN YEARS DATA RETENTION
- POWER-ON DATA PROTECTION



PIN NAMES


CS	CHIP SELECT
SK	CLOCK INPUT
DI	SERIAL DATA INPUT
DO	SERIAL DATA OUTPUT
ORG	ORGANIZATION INPUT
V _{CC}	+5V POWER SUPPLY
GND	GROUND
NC	NO CONNECT



PIN DESCRIPTION

Name	No	Description
CS	1	Chip Select
SK	2	Clock Input
DI	3	Serial Data Input
DO	4	Serial Data Output
GND	5	Ground
ORG	6	Memory Array Organization Selection Input. When the ORG pin is connected to +5, the 64 × 16 organization is selected. When it is connected to ground, the 128 × 8 organization is selected. If the ORG pin is left unconnected, then an internal pull up device will select the 64 × 16 organization.
V _{CC}	8	+5V Power Supply

BLOCK DIAGRAM



INSTRUCTION SET

Instruction	Start bit	Opcode	Address		Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	10	A ₅ -A ₀	A ₅ -A ₀			Read Address A _N -A ₀
ERASE	1	11	A ₅ -A ₀	A ₅ -A ₀			Erase Address A _N -A ₀
WRITE*	1	01	A ₅ -A ₀	A ₅ -A ₀	D ₇ -D ₀	D ₁₅ -D ₀	Write Address A _N -A ₀
EWEN	1	00	11xxxxx	11xxxx			Program Enable
EWDS	1	00	00xxxxx	00xxxx			Program Disable
ERAL	1	00	10xxxxx	10xxxx			Erase All Addresses
WRAL	1	00	01xxxxx	01xxxx	D ₇ -D ₀	D ₁₅ -D ₀	Program All Addresses

* Write instruction is a self timed program instruction. The selected byte (word) gets erased before being written.

DI/DO: It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A₀ is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A₀. The higher the current sourcing capability

of A₀, the higher the voltage at the Data Out pin.

POWER-ON DATA PROTECTION CIRCUITRY: During power-up all modes of operation are inhibited until V_{CC} has reached a level of between 2.8 and 3.5 volts. During power-down the source data protection circuitry acts to inhibit all modes when V_{CC} has fallen below the voltage range of 2.8 to 3.5 volts.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	+7	V
	Voltage on any input pin	GND - 0.3 to +7	V
	Voltage on any output pin	V _{CC} + 0.3 GND - 0.3	V
T _{STG}	Storage temperature range	-65 to +150	°C
	Lead temperature (Soldering: 10 seconds)	+300	°C

READ OPERATION

DC CHARACTERISTICS

(T_{amb} = 0° to 70°C for CP, T_{amb} = - 40 to + 85°C for VP, V_{CC} = 5V ± 10%; Unless otherwise specified)

Symbol	Parameter	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
V _{CC}	Operating voltage		4.5		5.5	V
I _{CC1}	Operating current	V _{CC} = 5.5V, CS = V _{IH} CP range VP range			4 4	mA
I _{CC2}	Standby current	V _{CC} = 5.5V, CS = DI = SK = GND + 0.1V)			100	μA
V _{IL}	Input low voltage		- 0.1		0.8	V
V _{IH}	Input high voltage		2.0		V _{CC} + 1	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA			0.4	V
V _{OH}	Output high voltage	I _{OH} = - 400μA	2.4			V
I _{LI}	Input leakage current	V _{in} = 5.5V			10	μA
I _{LO}	Output leakage current	V _{out} = 5.5V, CS = 0			10	μA

AC ELECTRICAL CHARACTERISTICS

(T_{amb} = 0° to 70°C for CP T_{amb} = - 40 to + 85°C for VP, V_{CC} = 5V ± 10%; Unless otherwise specified)

Symbol	Parameter	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
	SK max (Maximum frequency)				250	KHz
	SK duty cycle		25	50	75	%
T _{CSS}	CS setup time		0.2			μs
T _{CSH}	CS hold time		0			μs
T _{DIS}	DI Setup time		0.4			μs
T _{DIH}	Data input hold time		0.4			μs
T _{PD1}	Data output delay	CL = 100pF, V _{OL} = 0.8V, V _{OH} = 2.0V and V _{IH} = 2.4V, V _{IL} = 0.45V			2.0	μs
T _{PD0}					2.0	
T _{HZ}	Output delay to Hi Z				0.4	μs
T _{E/W}	Erase/write pulse width				10	ms
T _{CS}	Min. CS low time		1			μs
T _{SKHI}	SK high time		1			μs
T _{SKLOW}	SK low time		1			μs
T _{SV}	Output delay to status valid				1	μs

DEVICE OPERATION

The TS93C46 is a serial Eeprom memory featuring a software programmable organization: 128 x 8 bit or 64 x 16 bit. It has 7 instructions that allow it to read, erase or write.

Each instruction consists of a start bit (logical "1"), an opcode field (2 bits), an address field (6 or 7 bits) and optionally a data field (8 or 16 bits) — Address and data fields length depending on organization x 8 or x 16.

The DO pin is a multiplexed pin. It is used as data out during the read mode. It can also be used as a ready/busy indicator in programming mode. In all other modes, DO is tri-stated.

During power-up, all modes of operation are disabled, and the device comes up in a program-disabled state. An EWEN instruction has to be issued before starting programming.

READ

The READ instruction reads the content of the addressed register. It outputs data serially on the DO pin. After the instruction is decoded, a dummy bit (logical "0") precedes the output data string.

ERASE/WRITE ENABLE AND DISABLE

After power-up and before starting any programming instruction, the EWEN instruction has to be issued. Once it has been issued, it will remain active until an EWDS instruction takes place. The EWDS instruction is provided to avoid any accidental programming of the part. The read instruction is independent from the EWEN and EWDS instructions.

ERASE

After an ERASE instruction has been shifted in, CS is dropped low. This will set the beginning of the self timed erase sequence. If CS is then brought high (after observing TCS spec), the DO pin will act as a status indicator. It will remain low as long as the chip is programming. It will go high after all the bits of the addressed register have been set to a logical "1".

WRITE

After a WRITE instruction has been shifted in with the corresponding 8 bits or 16 bits of data, CS is dropped low. This will set the beginning of the self timed programming cycle. The addressed register will first be automatically erased and then the previously shifted data will be written in the register. If CS is brought high during the programming time (after observing the TCS spec), the DO pin will act as a status indicator—it will remain low as long as the chip is programming. It will go high after all the bits of the addressed register have been set to the proper value.


ERASE ALL

This instruction is provided to erase the whole chip. It works the same way as the erase instruction does.


WRITE ALL

This instruction is provided to write simultaneously all the registers. All the registers must be erased before doing a WRAL operation. The WRAL instruction works the same way as the write instruction does.


SYNCHRONOUS TIMINGS



INSTRUCTION TIMINGS



INSTRUCTION TIMINGS (Continued)




S-10655

ORDERING INFORMATION

Part Number	Max Frequency	Supply Voltage	Temp. Range	Package
TS93C46CP	250 KHz	5V ± 10%	0 to +70°C	DIP-8
TS93C46VP	250 KHz	5V ± 10%	-40 to +85°C	DIP-8

PACKAGE MECHANICAL DATA

8-PIN PLASTIC DIP



Dim.	mm			inches		
	Min	Typ	Max	Min	Typ	Max
A						
a1	0.70			0.028		
B	1.39		1.65	0.055		0.065
B1	0.91		1.04	0.036		0.041
b		0.50			0.02	
b1	0.38		0.50	0.015		0.020
C						
D			9.80			0.386
D1						
E		8.90			0.350	
e		2.54			0.100	
e3		7.62			0.300	
e4						
F			7.10			0.280
L			4.80			0.189
L		3.30			0.130	
N						
Z	0.44		1.60	0.017		0.063