

SINGLE CHIP DPSK AND FSK MODEM

- MONOLITHIC DEVICE (includes both transmit and receive filters)
- MIXING ANALOG AND DIGITAL TECHNIQS
- STANDARD LOW COST CRYSTAL (4.9152 MHz)
- AVAILABLE CLOCK FOR MICROPROCESSOR AT 4.9152 MHZ
- LOW POWER DISSIPATION (CMOS technology)
- SHARP ADJACENT CHANNEL REJECTION
- FIXED COMPROMIZE EQUALIZATION IN TRANSMITTER AND RECEIVER
- TEST LOOPS. (local analog, local digital and remote digital loopbacks)
- CARRIER DETECTION OUTPUT
- CCITT AND BELL SIGNALING TONE
- 1200 BPS AND 600 BPS BIT SYNCHRONOUS FORMAT IN DPSK
- 1200 BPS AND 600 BPS + 1 %, - 2.5 % OR + 2.3 %, - 2.5 % CHARACTER ASYNCHRONOUS FORMAT (8, 9, 10 or 11 bits) IN DPSK
- 0 TO 300 BPS IN FSK
- AUTOMATIC DIAL LINE MONITORING CAPABILITY
- BREAK SIGNAL SUPERVISION
- EXTERNAL VOICE BAND TONE FILTERING AVAILABLE (i.e. 550 Hz or DTMF)
- CMOS AND TTL COMPATIBLE
- DIRECT INTERFACE TO STANDARD MICRO-PROCESSOR FAMILIES

DESCRIPTION


The TS7515 is a single chip DPSK and FSK voice-band modem, compatible with the BELL 103, 212A and CCITT V.22 A/B recommended standards.

MAIN OPERATING MODES


- STANDARD SELECTION (BELL 212A/BELL 103/V22)
- ANSWER TONE SELECTION (2100 or 2225 Hz)
- LOW SPEED MODE SELECTION
- CHANNEL SELECTION (answer/originate)
- SYNCHRONOUS/ASYNCHRONOUS MODE SELECTION
- 8 BITS TO 11 BITS WORD LENGTH SELECTION IN CHARACTER ASYNCHRONOUS

FORMAT MODE


- OVERSPEED SELECTION IN CHARACTER ASYNCHRONOUS FORMAT MODE
- SCRAMBLER SELECTION
- 1800 Hz GUARD TONE SELECTION IN V.22
- TEST LOOP SELECTION (DIGITAL/ANALOG)



PIN CONNECTION



BLOCK DIAGRAM



PIN DESCRIPTION

COMMON SECTION (supply, clock, handshaking and mode selection)

Name	Pin Type	N°	Function	Description
V ⁺	I	1	Positive Power Supply	+ 5 V
V ⁻	I	15	Negative Power Supply	- 5 V
GND	I	20	Ground	0 V
XIN	I	27	Oscillator Input	This pin corresponds to the input of the oscillator. It is normally connected to an external crystal but may also be connected to a pulse generator. The nominal frequency of the oscillator is 4.9152 MHz.
XOUT	O	28	Oscillator Output	This pin corresponds to the output of an inverter with sufficient loop gain to start and maintain the crystal oscillating.
CLK	O	26	Clock	This pin delivers a clock signal, the frequency of which is the crystal frequency. It may be used as a buffered clock a microcontroller.
C/B	I	3	CCITT/BELL Selection	This three-state input selects the features corresponding to CCITT or BELL recommendation.
A/S	I	4	Synchronous/ Asynchronous Selection	This three-state input selects the synchronous bit format or the asynchronous character format mode in DPSK transmission. This input allows also character length selection (refer to table 8).
CLS	I	12	Character Length	This input selects the character length in conjunction with A/S input (refer to table 8).
OSE	I	6	Over-speed Selection	This input selects the over-speed in asynchronous character format mode required by CCITT recommendation (refer to table 8).
BRS	I	7	Binary Rate Selection	A Logic "0" on this input turns chip on 1200 bps rate. A logic "1" turns the chip on 600 bps or 0-300 bps according to C/B selection.
A/O	I	19	Answ./Orig. Selection	A logic "0" on this input turns the chip on answer mode. A logic "1" turns the chip on originate mode.
TL	I	5	Test Loop Selection	This three-state input, selects the test loops mode (refer to table 6).

PIN DESCRIPTION (continued)

TRANSMIT SECTION

Name	Pin Type	N°	Function	Description
TxD	I	23	Transmit Data	Data bits to be transmitted are serially presented on this input. A mark corresponds to a logic "1" and a space to a logic "0". This data determines which phase or frequency appears at any instant at the ATO pin in DPSK or FSK modes.
ATO	O	16	Analog Transmit Output	The analog output is the modulated carrier or the answer tone to be conditioned and sent over the phone line mixed with the filtered signal from EXI.
EXI	I	17	External Tone Input	This analog input allows external tone to be filtered by an internal low-pass filter. Filtered signal appears at ATO whatever RTS.
ATE	I	2	Answer Tone Enable	A logic "0" on this input instructs the chip to enter answer signaling tone mode according C/B selection. A logic "1" turns the chip on transmit data mode (refer to table 9).
SEI	I	21	Scrambler Enable Input	A logic "0" on this input enables the internal scrambler. A logic "1" instructs the chip to bypass the scrambler.
TxCLK	O	24	Transmit Clock from Modem	This output delivers a transmit bit clock generated by chip in synchronous mode. When TxSCLK is used, TxCLK is locked on TxSCLK. This output generates a logic "1" in asynchronous mode.
TxSCLK	I	25	Transmit Clock from Terminal	This input receives a bit clock supplied by the DTE. This clock synchronizes the internal transmit clock of the chip. In line monitoring mode this input receives the filters clock.
RTS	I	22	Request to Send Terminal	When a logic "0" is present on this input, the chip delivers on ATO a modulated signal or a signaling tone and the filtered signal from EXI. When a logic "1" is present on this input, ATO delivers only the filtered signal from EXI. When a logic "1" is present on this input, the receive section may be used for line monitoring and ATO delivers only the filtered signal from EXI.

PIN DESCRIPTION (continued)

RECEIVE SECTION

Name	Pin Type	N°	Function	Description
RAI	I	18	Receive Analog Input	This input receives the analog signal from the hybrid. It corresponds to the input of the receive filters.
RFO	O	14	Receive Filter Output	This analog output is the signal received on RAI once filtered. The receive filter also equalizes the signal for adaptation to most existing lines. This output must be connected to RDI through a capacitor to meet the level detection conditions.
RDI	I	13	Receive Demodulator Input	This pin is the input of the carrier detection logic and of the demodulator
DCD	O	11	Data Carrier Detect	A logic "0" on this output indicates that a valid carrier signal is present on RAI. A logic "1" means that no valid signal is being received. The hysteresis meet standards recommendation.
RxD	O	8	Receive Data	Data bits demodulated are available serially at this output.
RxCLK	O	9	Receive Clock	This output delivers a receive bit clock generated by the chip. In asynchronous mode this clock is 16 times the modulation rate. In synchronous mode the clock is equal to the bit rate.
TEST	O	10	Test	This output is an intermediate demodulator output intended for handshake and test purposes.

The TS7515 is a general purpose monolithic DPSK and FSK modem implemented with double poly CMOS process. It is capable of generating and receiving phase modulated signals at data rates of 1200 bps or 600 bps as well as frequency modulated signals at data rates up to 300 bps on voice-grade telephone lines. It is offered in a 28 or 44 in plastic package and is able to operate in full-duplex mode according to three pin selectable standards :

- CCITT V22 A-B.
- Bell 212A with its low speed mode ;
- Bell 103.

DEVICE OPERATION

TRANSMITTER

The transmitter consists of two analog signal generators followed by switched capacitor and continuous filters. In phase modulation operation mode the DPSK signal generator is preceded by a selectable scrambler and an asynchronous to synchronous converter is included in character asynchronous format mode.

Tone allocation : the modem on the end of the line which initiates the call is called the originate modem. In normal transmission operation it transmits in low channel and receives in high channel. The other modem is the answer modem which transmits in high

All filtering functions required for frequency generation, out-of-band noise rejection and demodulation are performed by on-chip switched capacitor filters. In phase modulation the modem provides all data buffering and scrambling functions necessary for bit synchronous format and asynchronous character format modes of operation. Internal frequencies are generated from a 4.9152 MHz crystal reference.

channel and receives in low channel.

MODULATORS

DPSK modulator : the phase modulation type is differential quadrature four phase shift keying (see table 1). The 1200 bps data stream to be transmitted is converted into two 300 dibits per second streams which modulate alternatively two independent carriers. Consequently the base band shaping is included is a 5 bit address ROM which generates samples for a 8 bit switched capacitor DAC at a frequency equals to 8 times the carrier frequency.

Table 1 : DPSK Modulation.

BRS	TxD		Phase Shift
	n - 1	n	
0	0	0	+ 90 °
		1	0 °
	1	1	+ 270 °
		0	+ 180 °
1	X(*)	0	+ 90 °
		1	+ 270 °

(*) x : don't care.

FKS modulator and tone generator : a frequency synthesizer provides accurate clocks to a switched capacitor sine wave generator (see table 2). Phase continuity is maintained when a frequency shift occurs.

Table 2 : FSK Modulation (BELL 103).

A/O	TxD	Standard frequency
0	0	2025 Hz
	1	2225 Hz
1	0	1070 Hz
	1	1270 Hz

TRANSMIT FILTERS

To avoid unwanted frequency components to be echoed by the hybrid in the reception path, to maintain the level of spurious out-of-band signals transmitted to the telephone line below the limits specified by administrations (see figure 1) and to complete statistical amplitude and phase equalization, the analog signals are processed by ten poles sharp pass-band switched capacitor filters. The response of these filters depends on the selected channel (Answer/Originate) and the selected standard (BELL 212 - V.22 BELL 103). A continuous filter eliminates parasitic sampling effects. An additional low-pass filter input is provided. This allows to mix

and filter such tones as DTMF signals or special guard tones (550 Hz) to the transmitted signal.

SCRAMBLER

The scrambler used during phase modulation ensures the transmission of a continuously changing pattern. This avoids the receiving modem to drop out of lock on certain continuous repetitious data patterns.

This scrambler may be disabled during handshaking procedures. In V.22 a special unlocking sequence is performed on 64 spaces pattern at scrambler output.

ASYNCHRONOUS TO SYNCHRONOUS CONVERTER

The DPSK signal is synchronous in nature but the modem has both an asynchronous as well as a synchronous mode of operation in DPSK. So a data buffer is necessary to convert variable rate asynchronous character data to an equivalent bit oriented synchronous data stream. This is done by inserting or deleting stop bits. If serial input data contains a break signal through one character (including start and stop bits). One break will be extended to at least $2 \cdot M + 3$ bits long (where N is the number of transmitted bit/character).

Figure 1 : Transmitted Signal Template.




Table 3 : Output Frequency Deviation.

Standard Frequency	Frequency using 4.91 MHz	% Deviation from Standard	Mode
1070 Hz	1066.7 Hz	- 0.3 %	BELL 103 Originate
1200 Hz	1200 Hz		BELL 212A or V22, Originate
1270 Hz	1269.4 Hz	- 0.05 %	BELL 103 Originate
1800 Hz	1807.1 Hz	+ 0.4 %	Guard Tone V22
2025 Hz	2021 Hz	- 0.2 %	BELL 103 Answer
2100 Hz	2104. 1 Hz	+ 0.2 %	Answer Tone CCITT
2225 Hz	2226. 1 Hz	+ 0.05 %	BELL 103 Answer or Answer Tone BELL
2400 Hz	2400 Hz		BELL 212A or V22, Answer

RECEIVER

The receiver includes two band-pass filters followed by an amplifier and a hard limiter. Depending on selected standard, the detector output is passed through a DPSK demodulator or a FSK demodulator. The DPSK demodulator is followed by a descrambler and a selectable synchronous to asynchronous converter. In addition a carrier detector monitors the level of the received signal.

Tone allocation : in normal transmission operation the originate modem receives in high channel and transmits in low channel. The answer modem receives in low channel and transmits in high channel.

RECEIVE FILTERS

The signal delivered by the hybrid to the receive analog input is a mixture of transmitted signal, received signal and noise with a level in the range from - 48 dBm to - 0 dBm. Depending on the operating mode and the selected standard the 20 poles receive switched capacitor band-pass filter selects the frequency band of the low channel or the high channel. A ratio of 14/15 is applied on the sampling clock frequency between FSK and DPSK in the same operating mode (Answer/Orginate). These filter reject out-of-band transmission noise components and undesirable adjacent channel echo signals which can be fed from the transmit section into the receive section. Fixed equalization is included in order to assure low error rate.

AMPLIFIER AND HARD LIMITER

Once filtered the received signal is amplified and fed to the carrier detector. In order to limit analog parts in the design all the demodulator techniques used in the TS7515 are based on zero crossing detection. So the received signal is just limited before entering demodulator.

DEMODULATORS

DPSK demodulator : a DPLL is used to recover the carrier signal. This DPLL has a lock range of ± 2 Hz but as the incoming carrier may present an offset of ± 7 Hz a second loop allows the first DPLL to lock on the exact frequency of the carrier with an accuracy of ± 1 Hz and to follow its slow variations in 1200 bands mode only. Then the limited received signal is mixed through exclusive-Or with the recovered carrier and with the 90 degrees phase shifted recovered carrier. The results are processed through four poles Bessel filters which provide a good amplitude propagation time compromise. The received sampling clock recovered from these base and data with a simple DPLL. The received data are sampled by this clock and then converted into a serial synchronous bit stream.

FSK demodulator : the zero crossing detector output is passed through a shift register whose length depends on the operating mode (Answer/Orginate). The output of the shift register and the detector are mixed into an exclusive Or. Then they are processed through a four poles Bessel filter and a slicer.

TEST OUTPUT

Once demodulated DPSK data are generally processed (cf next paragraph) but during call set-up procedures or data set testing it is of importance to monitor the demodulator output. So in DPSK mode demodulated data are available on TEST pin.


DESCRAMBLER AND SYNCHRONOUS TO ASYNCHRONOUS CONVERTER

Data coming from the DPSK demodulator are unscrambled. In V.22 the unlocking sequence is detected at descrambler input and the original data are

decoded before descrambling. In asynchronous character format mode of operation a data buffer is able to detect missing stop bits and reinsert them. The converter is able to recognize the break signal and transmits it without modification.

CARRIER DETECTOR

Whenever valid signals are being received at the input of the demodulator and are acceptable for demodulation, carrier detect output is pulled down. A delay is timed out before the carrier received or carrier lost signal changes carrier detect output to provide immunity against noise bursts. The modem also provides at least 2 dB of hysteresis between the carrier ON and the carrier OFF thresholds (see diagram below).



In DPSK mode $105\text{ ms} \leq t1 \leq 205\text{ ms}$ $10\text{ ms} \leq t2 \leq 24\text{ ms}$
 In FSK mode $105\text{ ms} \leq t1 \leq 205\text{ ms}$ $25\text{ ms} \leq t2 \leq 75\text{ ms}$

LOOP TEST

LOOP 3

This loop is called the analog loop. When it is selected the receive filters and the modulators are configured to process the same channel as the transmit section. The transmit carrier has to be looped back externally to the receive analog input. This loop allows the user or the DTE to check the satisfactory working of the local DCE.

LOOP 2

This loop is called the digital loop. When it is selected received data, receive clock and data carrier detect signals are respectively and internally looped back on transmit data, transmit clock from terminal and request to send. This loop allows the user or the DTE to check the satisfactory working of the line and the remote DCE.

CLOCKS

In synchronous mode of operation TxCLK, TxSCLK and RxCLK are respectively working as the V.24 circuits C114, C13 and C15. In asynchronous mode of operation RxCLK can be used as baud rate clock to synchronize the transmit and the receive sections of a UART (see table 4).

OSCILLATOR OUTPUT

The buffered master clock (4.9152 MHz) is made available at output CLK. It can be used as a clock for a microcontroller.

VOLTAGE REFERENCE

A temperature compensated voltage reference build with a zener is included in the chip. This voltage is used to calibrate transmit levels and to generate the carrier detection thresholds.

Table 4 : Clock Operation.

A/S	C/B	BRS	TxCLK	RxCLK	Mode	
- 1 ou 0	- 1 ou 0	0	1	19.2 kHz	V.22 Asynchronous	
		1	1	9.6 kHz		
	1	- 1 ou 0	0	1	19.2 kHz	BELL 212A Asynchronous and BELL 103
			1	1	4.8 kHz	
1	- 1 ou 0	0	1200 Hz	1200 Hz	V.22 Synchronous	
		1	600 Hz	600 Hz		
	1	1	0	1200 Hz	1200 Hz	BELL 212A Synchronous and BELL 103
			1	1	4.8 kHz	

LINE MONITORING

A special mode has been included in the TS7515 to monitor the line during an automatic call. When this mode is selected ($A/S = 0$, $RTS = -1$) receive filters clock is directly derived from TxSCLK which allows the user to precisely observe broad frequency bands. Furthermore the DCD performs a fast carrier detection equivalent to an envelope detection. As

the center frequency of the receive filters is proportional to TxSCLK frequency in this mode it is possible to tune the passband according to the frequency to be detected (see table 5).

TxSCLK : must be created from the TS7515 master clock (4.9152 MHz).

Table 5.

TxSCLK	Originate ($\bar{A}/O = 1$)		Answer ($\bar{A}/O = 0$)		Application
	Center Frequency	Passband at 3 dB	Center Frequency	Passband at 3 dB	
210 kHz	2400 Hz	± 400 Hz	1200 Hz	± 400 Hz	Voice Detection
45 kHz	510 Hz	± 85 Hz			440 Hz Detection
			260 Hz	± 85 Hz	330 Hz Detection
76.8 kHz			440 Hz	± 150 Hz	Dial Tone and Busy Tone Detection

APPLICATION INFORMATION

In a typical application a microcontroller provides control and interface to the Data Terminal Equipment (DTE), and a Direct Access Arrangement provides connection to the telephone line. Then the TS7515 can communicate with the most popular modems (BELL 103 and BELL 212A) in countries under BELL standards and popular modems (V.22) in countries under CCITT recommendations.

POWER SUPPLIES DECOUPLING AND LAYOUT CONSIDERATIONS

Power supplies to digital systems may contain high amplitude spikes and other noise. To optimize performances of the TS7515 operating in close proximity to digital systems, supply and ground noise should be minimized. This involves attention to power supply design and circuit board layout.

The power supplies should be bypassed with tantalum or electrolytic capacitors to obtain noise free operation. These capacitors should be located close to the TS7515. The electrolytic type capacitors should be bypassed with ceramic capacitors for improved high frequency performance.

Power supplies connections should be short and direct. Ground loops should be avoided.

Coupling between analog inputs and digital lines should be minimized by careful layout. The RDI input (pin 13) is extremely sensitive to noise.

The connection between this point and RFO (pin 14) through a ceramic type capacitor should be as short as possible and coupling between this connection and digital signals should be minimized by careful layout.

CARRIER RECOVERY LOOP

The carrier recovery loop utilizes a digital phase lock loop. Performances of the TS7515 depend directly on this DPLL which needs to be resetted before receiving a DPSK carrier.

Three ways of resetting the DPLL exist on the TS7515 :

- A trailing edge on \overline{DCD} .
- Changing FSK mode to DPSK mode or reversely.
- Changing receive channel.

These three ways of resetting the DPLL should be used in the software included in the microcontroller to perform the various set-up procedures and handshakes.

EXAMPLES

- V.22-V.25 received signals in Originate mode.

Line — () () — [2100 Hz] — [unscrambled marks 2400 Hz] [data...



The DPLL is automatically resetted

- Bell 212A received signals in Originate mode.

Line — () () — [2225 Hz] [scrambled marks 2400 Hz] [data...



This transition to "1" is needed to reset the DPLL

TYPICAL PERFORMANCES

The typical performances listed below are achieved with the environment described in the previous paragraph.

- Dynamic range : 0 dBm to - 45 dBm.
- BER performances :


Conditions : Xmit level = - 10 dBm,
 Rec level = - 25 dBm,
 Message 511 bits
 on CCETT lines 1, 2, 3, 4
 and CNET lines QN and 3 VHF
 and US lines C4, C2, and C0.
 1200 bps operation
 BER 10^{-3} for a 7 dB SNR
 BER 10^{-6} for a 11 dB SNR
 300 bps operation

BER 10^{-3} for a 3 dB SNR
 BER 10^{-6} for a 8 dB SNR

- Specific DPSK performances


Phase hits sensitivity	: 25 degree	} BER < 10^{-6}
Phase Jitter	: 35 degree	
Amplitude hits sensitivity	: ± 10 dB	
Offset carrier sensitivity	: SNR increase	
	< + 1 dB	
- 1800 Hz guard tone sensitivity : SNR increase < + 2 dB
- Specific FSK performances
 - Bias Distortion : less than 5 %
 - Jitter : less than 12 %

BELL 212A APPLICATION : (synchronous)



M88TS7515-05

V.22 (asynchronous, 10 bits, 1200 bps)



M88TS7515-06

SELECTION MODE TABLES

SYNTHESIS OF DIFFERENT MODES FOR RECEIVE SECTION

Table 6.

C/B	BRS	TL	A/O	Receive	Mode
- 1 ou 0	X	- 1	0	DPSK Originate Loop 3	V. 22
			1	DPSK Answer Loop 3	
		0	0	DPSK Answer Loop 2	
			1	DPSK Originate Loop 2	
		1	0	DPSK Answer	
			1	DPSK Originate	
1	0	- 1	0	DPSK Originate Loop 3	BELL 212 A
			1	DPSK Answer Loop 3	
		0	0	DPSK Answer Loop 2	
			1	DPSK Originate Loop 2	
		1	0	DPSK Answer	
			1	DPSK Originate	
	1	- 1	0	FSK Originate Loop 3	Including BELL 103
			1	FSK Answer Loop 3	
		0	0	FSK Answer Loop 2	
			1	FSK Originate Loop 2	
		1	0	FSK Answer	
			1	FSK Originate	

Answer : Receive in low channel
 Originate : Receive in high channel
 Loop 3 : Analog loop
 Loop 2 : Digital loop

SELECTION MODE TABLES (continued)

SYNTHESIS OF DIFFERENT MODES FOR TRANSMIT SECTION

Table 7.

ATE	C/B	BRS	A/O
0	- 1 ou 0	X	X
	1		
1	- 1	0	0
			1
		1	0
			1
	0	0	0
			1
		1	0
			1
1	0	0	
		1	
	1	0	
		1	

Transmit	Mode
2100 Hz	Answer Tone
2225 Hz	
DPSK 1200 bps Answer	V.22 without Guard Tone
DPSK 1200 bps Originate	
DPSK 600 bps Answer	
DPSK 600 bps Originate	
DPSK 1200 bps Answer	V.22 with 1800 Hz Guard Tone
DPSK 1200 bps Originate	
DPSK 600 bps Answer	
DPSK 600 bps Originate	
DPSK 1200 bps Answer	BELL 212A
DPSK 1200 bps Originate	
FSK 0-300 bps Answer	
FSK 0-300 bps Originate	

Answer : Transmit in high channel
 Originate : Transmit in low channel

MODE SELECTION IN PHASE MODULATION TRANSMISSION

Table 8.

A/S	CLS	OSE
- 1	0	0
		1
	1	0
		1
0	0	0
		1
	1	0
		1
1	0	0

Transmission Mode	Length	Over-speed
Asynchronous	8	+ 1 %, - 2.5 %
		+ 2.3 %, - 2.5 %
	11	+ 1 %, - 2.5 %
		+ 2.3 %, - 2.5 %
	9	+ 1 %, - 2.5 %
		+ 2.3 %, - 2.5 %
10	+ 1 %, - 2.5 %	
	+ 2.3 %, - 2.5 %	
Synchronous		

SELECTION MODE TABLES (continued)

TEST PIN

Table 9.

ATE	C/B	BRS	Transmit	Receive	Test
0	- 1 ou 0	0	2100 Hz	V.22 DPSK 600 bps	DDO
		1		V.22 DPSK 1200 bps	DDO
	1	0	2225 Hz	BELL 212A DPSK 1200 bps	DDO
		1		BELL 103 FSK 0-300 bps	HLO
1	- 1	0	V.22 without Guard Tone DPSK 1200 bps		DDO
		1	V.22 without Guard Tone DPSK 600 bps		DDO
	0	0	V.22 with Guard Tone DPSK 1200 bps		DDO
		1	V.22 with Guard Tone DPSK 600 bps		DDO
	1	0	BELL 212A DPSK 1200 bps		DDO
		1	BELL 103 FSK 0-300 bps		HLO

DDO : DPSK demodulator output

HLO : Hard limiter output

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ⁺	Supply Voltage	+ 7	V
V ⁻	Supply Voltage	- 7	V
V _{in}	Analog Input Range	V ⁻ < V _{in} < V ⁺	V
V _i	Digital Input Range (except three-state inputs)	GND < V _i < V ⁺	V
V _{i3}	Three-state Input Range	V ⁻ < V _{i3} < V ⁺	V
T _A	Operating Temperature Range	0 to 70	°C
T _{stg}	Storage Temperature Range	- 55 to 125	°C
T _S	Pin Temperature (soldering, 10 s)	260	°C

Stresses above those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions for extended periods may affect device reliability. Standard CMOS handling procedures should be employed to avoid possible damage to device.

ELECTRICAL OPERATING CHARACTERISTICS

Symbol	Parameter	Min.	Nom	Max.	Unit
V ⁺	Positive Supply Voltage	4.75	5	5.25	V
V ⁻	Negative Supply Voltage	- 5.25	- 5	- 4.75	V
I ⁺	V ⁺ Operating Current	-	10	30	mA
I ⁻	V ⁻ Operating Current	- 20	- 7	-	mA

D.C. AND OPERATING CHARACTERISTICS

TA = 0°C to + 70°C, V⁺ = + 5 V ± 5 %, V⁻ = - 5 V ± 5 %, GND = 0 V

DIGITAL INTERFACE

Symbol	Parameter	Min.	Typ. *	Max.	Unit
I _L	Input Current (V _{IL} min < V _I < V _{IH} max)	- 50	-	50	μA
I _{OL}	Output Low Level Current (V _{OL} = 0.4 V)	800	-	-	μA
I _{OH}	Output High Level Current (V _{OH} = 2.4 V)	-	-	- 40	μA
V _{IL}	Input Low Voltage	GND	-	0.8	V
V _{IH}	Input High Voltage	2	-	V ⁺	V
V _{in}	Input Negative Voltage	V ⁻	-	- 4	V

ANALOG INTERFACE, FILTERS INPUTS AND OUTPUTS (RAI-RFO, EXI-ATO)

Symbol	Parameter	Min.	Typ. *	Max.	Unit
I _L	Input leakage Current (- 3 V < V _{IN} < + 3 V)	- 10	-	10	μA
R _I	Input Resistance		3	-	MΩ
V _{IN}	Input Voltage Swing	- 3	-	+ 3	V
V _{OF}	Output Offset Voltage	- 500	-	+ 500	mV
V _{OS}	Output Voltage Swing (R _L > 10 kΩ)	- 2	-	+ 2	V
O _L	Load Capacitance	-	-	20	pF
R _L	Load Resistance	10	-		kΩ
D	Signal Distortion		- 40		dB

ANALOG INTERFACE, TRANSMIT OUTPUT (ATO) EXI Connected to GND

Symbol	Parameter	Min.	Typ. *	max.	Unit
V _{OF}	Output Offset Voltage	- 500	-	+ 500	mV
V _O	Output Voltage Swing (R _L /10 kΩ, C _L = 20 pF)	-	2.2	-	V _{pp}
V _O	Guard Tone 1800 Hz/Data Signal	- 7	- 6	- 5	dB
A _T	RTS Attenuation	55	-	-	dB

ANALOG INTERFACE, RECEIVE DEMODULATOR INPUT (RDI)

Symbol	Parameter	Min.	Typ. *	Max.	Unit
Clink **	Serial Capacitor from RFO	+ 1	1	-	μF
N1	Maximum Detection Level to Valid DCD Output	-	-	5.5	mVrms
N2	minimum Detection Level to Valid DCD Output	3.1	-	-	mVrms
N1/N2	Hysteresis Effect	2	-	5	dB

* Typical values are for TA = 25 °C and nominal power supply values.

** This capacitor must be unpolarized type capacitor

DYNAMIC CHARACTERISTICS**RECEIVE FILTER TRANSFER CHARACTERISTICS IN DPSK**

Low Channel

Symbol	Parameter	Min.	Typ. *	Max.	Unit	
GA	Absolute Passband Gain at 1200 Hz	-	+ 9.5	-	dB	
GR	Relative Gain to GA at	600 Hz	-	- 45	-	dB
		900 Hz	-	- 0.5	-	dB
		1500 Hz	-	+ 0.8	-	dB
		1800 Hz	-	- 50	-	dB
		2400 Hz	-	- 65	-	dB

High Channel

Symbol	Parameter	Min.	Typ. *	Max.	Unit	
GA	Absolute Passband Gain at 2400 Hz	-	+ 9.5	-	dB	
GR	Relative Gain to GA at	2100 Hz	-	- 0.2	-	dB
		2700 Hz	-	+ 0.7	-	dB
		1800 Hz	-	- 25	-	dB
		1200 Hz	-	- 68	-	dB

RECEIVE FILTER TRANSFER CHARACTERISTICS IN FSK

In FSK the receive filter is the same as in DPSK but the sampling frequency is multiplied by a 14/15 ratio (i.e. 2400 Hz in DPSK becomes 2240 Hz in FSK).

Low Channel

Symbol	Parameter	Min.	Typ. *	Max.	Unit
GA	Absolute Passband Gain at 1120 Hz	-	9.5	-	dB

High Channel

Symbol	Parameter	Min.	Typ. *	Max.	Unit
GA	Absolute Passband Gain at 2240 Hz	-	9.5	-	dB

* Typical values are for TA = 25°C and nominal power supply values.

SUMMARY OF THE DIFFERENCES BETWEEN BELL 212A AND V.22 A-B

Table 10.

Feature	BELL 212A	V.22
Low Speed Mode	0-300 bps FSK	600 bps DPSK
Guard Tone	No	1800 Hz Optional *
Answer Tone	2225 Hz	2100 Hz
Character Length is Asynchronous Mode in DPSK	9, 10 bits	8, 9, 10, 11 bits **
Over Speed Mode in Asynchronous Mode in DPSK	No	Yes **
64 Spaces Detection	No	Yes

* 550 Hz may be externally generated and added to the transmit signal through EX1.

** Features of V.22 are available in BELL 212A on the chip

All these differences are taken into consideration inside the TS7515

ORDERING INFORMATION

Part Number	Temperature Range	Package
TS7515CP	0 to + 70 °C	PLASTIC 28 DIL
TS7515IP	- 25 to + 85 °C	PLASTIC 28 DIL

PACKAGE MECHANICAL DATA

28 PINS – PLASTIC DIP

