

## Dual-Channel, Push-Button Controller with Configurable Delay and Reset Pulse

Check for Samples: [TPS3421](#)

### FEATURES

- **Very Small Package: 1.45-mm x 1-mm SON**
- **Dual Push-Button Inputs**
- **Low Supply Current: 250 nA**
  - **Two-State Logic User-Selectable Input Delay:**  
7.5 s and 0 s (for example) and so forth
  - **Multiple Timing Options Available**
- **Fixed Timeout Pulse at  $\overline{\text{RST}}$ : 400 ms**
  - **Multiple Timing Options Available**
- **Active Low, Open-Drain Output**

### APPLICATIONS


- **Smart Phones**
- **Tablets, Ultrabooks™**
- **Gaming Consoles**
- **Portable Consumer**
- **Navigation Devices**
- **Consumer Medical**
- **Network Routers**

### DESCRIPTION

The TPS3421 is a dual-input, low-current, ultra small push-button reset timer device with a long timing setup delay to provide the intended system reset and avoid reset from short push-button closures or key presses. This reset configuration also allows for differentiation between software interrupts and hard system resets.

The TPS3421 monitors two inputs (PB1 and PB2) and outputs an active low reset pulse signal ( $\overline{\text{RST}}$ ) when both inputs are low for the selected time delay. Using two inputs for ensuring reset also eliminates the need for a dedicated reset button.

The TPS3421 has an open-drain output that can be wire-or'ed with other open-drain devices. The TPS3421 operates from 1.6 V to 6.5 V, over the  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range, and provides a precise, space-conscious micropower solution for system resetting needs.



NOTE: Connect TS to  $V_{\text{DD}}$  or ground for different PB time delays. Connect one PB input to ground for use as a single channel.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Ultrabooks is a trademark of Intel Corporation.

All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION

PRODUCT	DESCRIPTION
TPS3421x y zzz a	<b>X</b> is the push-button timer option. <b>Y</b> is the different reset timeout pulse option. <b>ZZZ</b> is the package designator. <b>A</b> is the tape or reel quantity.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		VALUE	UNIT
Voltage	VCC	-0.3 to +7	V
	$\overline{\text{RST}}$	-0.3 to +7	V
	PB1, PB2	-0.3 to +7	V
	TS	-0.3 to VCC + 0.3	V
Current	$\overline{\text{RST}}$ pin	±20	mA
Temperature <sup>(2)</sup>	Operating junction, T <sub>J</sub>	-40 to +125	°C
	Storage, T <sub>stg</sub>	-65 to +150	°C
Electrostatic discharge (ESD) ratings	Human body model (HBM)	2	kV
	Charge device model (CDM)	500	V

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute maximum- rated conditions for extended periods may affect device reliability.
- (2) As a result of the low dissipated power in this device, it is assumed that T<sub>J</sub> = T<sub>A</sub>.

### THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		TPS3421	UNITS
		DRY (μSON)	
		6 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	TBD	°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	TBD	
θ <sub>JB</sub>	Junction-to-board thermal resistance	TBD	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	TBD	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	TBD	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	TBD	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## ELECTRICAL CHARACTERISTICS

All specifications are over the operating temperature range of  $-40^{\circ}\text{C} < T_J < +125^{\circ}\text{C}$  and  $1.6\text{ V} \leq V_{CC} \leq 6.5\text{ V}$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}\text{C}$  and  $V_{CC} = 3.3\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{CC}$	Input supply range		1.6		6.5	V
$I_{CC}$	Supply current (standby)	$V_{CC} = 3.3\text{ V}$		250		nA
		$V_{CC} = 6.5\text{ V}, T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			1	$\mu\text{A}$
		$V_{CC} = 6.5\text{ V}, T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			TBD	$\mu\text{A}$
	Supply current (active timer)	$PB1, PB2 = 0\text{ V}, V_{CC} = 6.5\text{ V}, T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		6	12	$\mu\text{A}$
		$PB1, PB2 = 0\text{ V}, V_{CC} = 6.5\text{ V}, T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			TBD	$\mu\text{A}$
$V_{IH}$	High-level input voltage	$PB1, PB2$	$0.65 V_{CC}$			V
$V_{IL}$	Low-level input voltage	$PB1, PB2$	0	$0.25 V_{CC}$		V
$I_{PB}$	Input current ( $PB1, PB2$ )	$PB1, PB2 = 0\text{ V}$ to $6.5\text{ V}$	-50		50	nA
$V_{OL}$	Low-level output voltage	$V_{CC} > 4.5\text{ V}, I_{SINK} = 8\text{ mA}$			0.3	V
		$V_{CC} > 3.3\text{ V}, I_{SINK} = 5\text{ mA}$			0.3	V
		$V_{CC} > 1.6\text{ V}, I_{SINK} = 3\text{ mA}$			0.3	V
$I_{lkq(OD)}$	Open-drain output leakage current	High impedance, $V_{RST} = 6.5\text{ V}$	-0.35		0.35	$\mu\text{A}$

## TIMING REQUIREMENTS

All specifications are over the operating temperature range of  $-40^{\circ}\text{C} < T_J < +125^{\circ}\text{C}$  and  $1.6\text{ V} \leq V_{CC} \leq 6.5\text{ V}$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}\text{C}$  and  $V_{CC} = 3.3\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{timer}$	Push Button Timer <sup>(1)</sup>		-10%		10%	
		TPS3421Ey: $TS = \text{GND}$	6.75	7.5	8.25	s
		TPS3421Ey: $TS = V_{CC}$		0		s
$t_{rst}$	Reset pulse		-10%		10%	
		TPS3421xC	72	80	88	ms
		TPS3421xG	360	400	440	ms
$t_{dd}$	Detection Delay (from input to $\overline{\text{RST}}$ ) <sup>(2)</sup>	For 0-s $t_{timer}$ condition		150		$\mu\text{s}$
	Start-up time <sup>(2)</sup>	$V_{CC}$ rising		150		$\mu\text{s}$

- (1) For the TPS3421xy devices with a 0-s delay while  $TS = V_{CC}$ , this option is only for factory testing and is not intended for normal operation. In normal operation,  $TS$  should be tied to GND.
- (2) For the TPS3421xy devices with a 0-second delay when  $TS = V_{CC}$ , reset asserts in  $t_{dd}$  time when both PB inputs go low in this configuration. During start up, if the PB inputs are low, reset asserts after a ( $t_{dd} + \text{Start-up time}$ ) delay. This value is specified by design.

PARAMETRIC MEASUREMENT INFORMATION

TIMING DIAGRAM





Figure 1. Timing Diagram

PRODUCT PREVIEW

### PIN CONFIGURATION

DRY PACKAGE  
1.45-mm x 1-mm SON  
(Top View)



### PIN DESCRIPTIONS

PIN		DESCRIPTION
NAME	NO.	
GND	2	Ground
PB1	3	Push-button input. PB1 and PB2 must be held low for greater than $t_{timer}$ time to assert the reset output.
PB2	6	Second push-button input. PB1 and PB2 must be held low for greater than $t_{timer}$ time to assert the reset output.
$\overline{RST}$	1	Active low, open-drain output. Reset is asserted (goes low) for $t_{rst}$ time when both push-button inputs are held low for greater than the $t_{timer}$ time.
TS	5	Time delay selection input. Connect to $V_{CC}$ or GND for different $t_{timer}$ selections. In normal operation, the TS pin state should not be changed because it is intended to be either permanently GND or $V_{CC}$ . If switching the TS pin is required, it should only be done during power off.
VCC	4	Supply voltage input. Connect a 1.6-V to 5.5-V supply to VCC to power the device. It is good analog design practice to place a 0.1- $\mu$ F ceramic capacitor close to this pin.

### FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram


PRODUCT PREVIEW

### GENERAL DESCRIPTION

The TPS3421 is a dual-channel, push-button reset device with an extended setup period to prevent resets occurring from short-duration switch closures. The TPS3421 has an open-drain output that asserts for the reset timeout period when both inputs (PB1 and PB2) are held low for the push-button timer period. The TPS3421 also has a TS pin that selects between two different push-button timing options by connecting the pin to either GND or  $V_{CC}$ .

### INPUTS (PB1, PB2)

The TPS3421 has two inputs, PB1 and PB2. External pull-up resistors are required to pull the input pins high. When input conditions are met (that is, when both inputs are held low simultaneously for the push-button timer period,  $t_{timer}$ ), the device asserts a single reset pulse of a fixed time ( $t_{rst}$ ), as shown in Figure 3. Because  $t_{rst}$  is a fixed time pulse, reset de-assertion is independent of the inputs. A reset pulse occurs only one time after each valid input condition. At least one input pin must be released (goes high) and then driven low for the  $t_{timer}$  period before  $\overline{RST}$  asserts again.



NOTE: Connect TS to  $V_{DD}$  or ground for different PB time delays. Connect one PB input to ground for use as a single channel.

Figure 3. Application Diagram

PRODUCT PREVIEW

## PUSH-BUTTON TIMER SELECTION (TS)

The TPS3421 offers two different  $t_{\text{timer}}$  options for system flexibility, with the use of TS pin. Based on pin connection, connecting to GND or  $V_{\text{CC}}$  results in two different timing options, as shown in [Table 1](#).

During normal operation, the TS pin state should not be changed because TS is intended to be either permanently connected to ground or  $V_{\text{CC}}$ . The state of the TS pin is checked during power-up; therefore, if a different timing option is desired the state must be changed during power-off to avoid false operation.

**Table 1. Example Push-Button Timer Options**

PRODUCT	PUSH-BUTTON TIMER	RESET PULSE (ms)
TPS3421EGDRYR	TS = $V_{\text{CC}}$ for 0 s, TS = GND for 7.5 s	400
TPS3421EGDRYT	TS = $V_{\text{CC}}$ for 0 s, TS = GND for 7.5 s	400
TPS3421ECDRYR	TS = $V_{\text{CC}}$ for 0 s, TS = GND for 7.5 s	80
TPS3421ECDRYT	TS = $V_{\text{CC}}$ for 0 s, TS = GND for 7.5 s	80

## OUTPUT ( $\overline{\text{RST}}$ )

The TPS3421 has an open-drain output. A pull-up resistor must be used to hold the line high when the output is in a high-impedance state (not asserted). By connecting a pull-up resistor to the proper voltage rail, the output can be connected to other devices at correct interface voltage levels. The TPS3421 output can be pulled up to 6.5 V, independent of the device supply voltage,. To ensure proper voltage levels, some thought should be given while choosing the pull-up resistor values. The pull-up resistor value is determined by  $V_{\text{OL}}$ , sink current capability, and output leakage current ( $I_{\text{kg(OD)}}$ ). These values are specified in the [Electrical Charactersitics](#) table.

The [Inputs \(PB1, PB2\)](#) section describes how the output is asserted or deasserted. Refer to [Figure 1](#) for a timing diagram that describes the relationship between the PB1 and PB2 inputs and the output.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Samples (Requires Login)
TPS3421ECDRYR	PREVIEW	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3421ECDRYT	PREVIEW	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3421EGDRYR	PREVIEW	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3421EGDRYT	PREVIEW	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DRY (R-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



4207181/F 12/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. SON (Small Outline No-Lead) package configuration.
  -  The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
  - E. This package complies to JEDEC MO-287 variation UFAD.
  -  See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)