PRELIMINARY

National Semiconductor

TP3212 SLIM™ Subscriber Line Interface Module

General Description

The TP3212 is a complete electronic SLIC and PCM COMBO® CODEC/Filter module intended to interface the analog subscriber line to a PCM highway. It is designed to meet the requirements for POTS (Plain Old Telephone Service) lines in U.S. Digital Loop Carrier applications as specified in TR-TSY-000057. It has the capability to perform inband on-hook transmission. When used in conjuction with a simple, non-critical, external protection network, two resistors and a ring relay, the TP3212 forms a complete line circuit, handling all the BORSCHT functions.

The TP3212 module consists of a line driver, a line receiver, a line impedance control circuit, a hybrid balance circuit, a loop supervision circuit, a ring supervision circuit, three positive relay drivers, a TP3054 COMBO CODEC/Filter and a serial control interface. Any changes in the status of the subscriber loop generate an interrupt, allowing the device to be used in either polled or interrupt driven applications.

Features

- Complete COMBO CODEC/Filter and SLIC functions
- Exceeds TR-TSY-000057 DLC specifications for POTS lines
- On-hook transmission capability
- Resistive loop feed with current limit
- Power denial mode
- Compatible with loop start and ground start signalling
- Automatic ring trip
- Four selectable balance networks
- Three positive relay drivers
- Thermal overload protection
- Compatible with inexpensive protection networks
- Withstands 500V RTN to GND surge
- Compatible with standard PCM highway
- Small physical size and minimal external components

Simplified Block Diagram

Connection Diagram

Order Number TP3212J Refer To NSC Package Type HY40C

Pin Descriptions

MCLK Master clock. Must be 1.536, 1.544 or 2.048 MHz.

Functional Block Description

Functional Description

POWER-ON

When power is first applied, the power-on reset circuitry initializes the TP3212 and places it in a standby mode. The State Control Data Word is cleared to "0". All unnecessary circuitry is powered down. The serial control interface and the loop supervision circuitry remain fully functional. The device is now ready for activation, either by the user programming it into the ring mode by writing into the State Control Data Word or by the subscriber going off-hook, powering-up the device automatically.

THE STATE CONTROL DATA WORD

The State Control Data word is a single eight-bit word as shown in Table I. Bits D0-D7 of the control word program the operating state of the device. The module can initialize the power denial mode by itself in order to protect itself from damage under a thermal overload condition.

STATUS WORD

The eight-bit Status Word indicates the status of the TP3212 at the instant a read operation is performed. Table IV shows the definitions of the status word. A logic high indicates that the state or function is enabled, a low indicates that it is disabled.

THE CONTROL INTERFACE

The Control Interface consists of a single eight-bit shift register and a buffer register. The shift register is written via the serial input Cl, under the control of $\overline{\text{CS}}$ and CCLK, to program the device's operating state. Several bits of the shift register may be altered by the device itself in response to changes in the subscriber loop status. These changes in **TP3212**

Functional Description (Continued)

state may be read via the serial output CO. The S2 and S3 status bits are over-written by the occurrence of a thermal overload, forcing the device into the Power-Denial mode. S7 is the hook-switch status bit. A logic "0" for S7 indicates an Off-Hook at normal mode or Ring-Trip at ring mode at the instant of accessing the control interface and a logic "1" indicates on-hook. Any changes in line status, or thermal shutdown condition will generate an interrupt at INTR output.

TABLE I. State Control Data Word

TABLE II. Operating Modes of TP3212

TABLE III. Hybrid Balance Test Networks

There are several ways of accessing the serial control interface. They are:

a) Write/Read

b) Read/Write

c) Quick Status Read

In the Write/Read operation, the objective is to change the state of the device. While shifting the new state control data into Cl, the previous status information is shifted out of CO. This data should be compared with the previous status information to determine if a change had occurred since the last access.

In the Read/Write operation, the objective is to monitor the state of the module. While the current status is shifted out at CO, the last known state of the device is shifted into Cl externally. If a thermal overload condition has occurred since the last access, the device will automatically set itself to the power denial mode (S3 bit will be forced to "1" and S2 will be forced to "0") prior to the access and will be reset by writing the previous state. This has no detrimental effect, however, since the power-denial mode will immediately be set again and the device will remain in the Power-Denial mode as long as the thermal overload continues to exist. If ring trip has occurred or the hook switch status has changed since the last access, the S7 bit will also be altered by the device. The timing for the Write/Read or Read/Write modes is shown in *Figure 2.*

The Quick Status Read operation allows a fast read of the S7 status bit, which indicates if a Ring-Trip or Off-Hook condition exists. It does not cause the shift register to shift, thus no control data is required. *Figure 3* is the timing diagram for the Quick Status Read Mode.

Functional Description (Continued)

TABLE IV. Status Information Word

FIGURE 2. Control Interface Timing—Write/Read or Read/Write Modes

TP3212

BATTERY FEED Functional Description (Continued)

With $V_{\text{BAT}} = -52V$, the TP3212 provides a nominal apparent battery voltage of $-44.9V$ across TIP and RING. The module provides a resistive/inductive feed at longer loops. The d.c. current feed has been designed to guarantee 20 mA into an 1800 Ω loop at nominal battery, and 18 mA into a 1600 Ω loop at minimum battery of $-42.5V$. At shorter loops, the d.c. feed is current-limited to nominally 43 mA in order to conserve power. At normal battery polarity ($D3 = 0$) and $D2 = 0$). TIP is more positive than RING. The current feed characterisitc is shown in *Figure 4.*

FIGURE 4. d.c. Feed Characteristics

2-WIRE IMPEDANCE

The nominal 2-wire input impedance is $900\Omega + 2.16 \mu F$. This is shunted by the feeding inductance which is nominally 26 Henries on long loops, and approaches infinity on short loops.

TRANSMISSION LEVEL

The 0 TLP is referenced at the PCM interface of the four wire ports. The TP3212 module has 2 dB loss for both transmit and receive signals. On the 2-wire analog interface, the transmit is $+2$ TLP and the receive is -2 TLP. TLP is defined as 0 dBm into 900Ω .

HYBRID BALANCE

The Hybrid Balance Control circuit contains four selectable balance networks which are selected by programming State Control Word bits DO and D1. The balance networks are intended to be used with the corresponding reference test networks for hybrid balance as shown in Table III.

LONGITUDINAL BALANCE AND LONGITUDINAL CURRENT CAPABILITY

The 2-wire input of the device exhibits a longitudinal impedance of 150 Ω from TIP to ground and from RING to ground. These impedances are extremely well matched and are not strongly dependent on impedance matching in the external protection network. The longitudinal voltage is sensed on the loop side of the protection network and fed back to the Line Driver, thus any component variations external to the device can be corrected by the feedback loop. The Line Driver is capable of handling 21 mArms of longitudinal current in each of the TIP and RING leads.

LOOP SUPERVISION

The Loop Supervision circuit operates in the normal (nonringing) state. When control bit D7 is programmed to logic 0, it enables loop start signalling and a dynamic threshold comparator in order to maintain the dial pulse break interval within 46% to 74% regardless of the distortion introduced by the loop characteristics. The output of the Loop Impedance Control is monitored and off-hook indicated when the loop current exceeds nominally 13 mA and on-hook indicated when the current falls below nominally 11 mA, providing a 2 mA hysteresis. A logic "1" at status bit S7 indicates onhook, while a logic "0" indicates off-hook. When control bit D7 is programmed to logic "1", it adjusts the loop comparator's thresholds for ground start signalling. Off-hook is indicated when the current from RING to Ground (with TIP open) exceeds nominally 17 mA and on-hook when the current falls below nominally 13 mA.

A typical example of hook switch timing is illustrated in *Figure 5.* While in the standby mode, all unnecessary circuitry is powered down. When Loop Supervision detects off-hook, the module is powered up, INTR goes low and status bit S7 is cleared (A). The INTR remains active until CS goes low and status is read, at which time the status of the switch hook is latched, clearing INTR (B). When the Loop Supervision detects on-hook, all unnecessary circuitry is again powered down, status bit S7 is set and INTR is again set low (C). When the status information is read, the present switch hook status is latched, clearing the interrupt, and INTR goes high (D). In the case of either on-hook or off-hook, if the system fails to read the status before the switch hook reverts to its previous state, the interrupt will clear itself (E). If the device's control interface is being accessed when offhook occurs, i.e., CS is low, INTR is set low immediately (F) but S7 is cleared only after CS returns high (G). On the next Read/Write access, S7 is latched.

Functional Description (Continued)

RING SUPERVISION

The Ring Supervision circuit measures the loop current across two 360 Ω ring sensing resistors with a 1 M Ω internal resistive bridge (see *Figure 10).* The voltage at the output of the bridge is filtered, then algebraically added and subtracted from a voltage corresponding to a loop current of about 11 mAdc. Each of the resulting voltages are integrated over one period of the ring frequency and compared to zero. If either of the resulting voltages is less than zero for two consecutive cycles, ring-trip is detected. RRLY is de-activated, status bit S7 is cleared to "0" indicating ring trip, and an interrupt is also generated. Control bit D4 (RING) is not automatically reset to "0", it has to be cleared to "0" by a write/read operation after a ring trip is detected. If the MCLK is interrupted and stays continuously high or low for more than 200 μ s, the ring relay driver will be turned off.

The ring supervision circuit works with zero to five bridged ringers (1 ringer = 7 k Ω at 20 Hz), with ring frequencies from 16 to 67 Hz, with ring voltages from 90 to 155 Vrms applied to either TIP or RING, superimposed on positive or negative battery voltages of from 42 to 56 volts on loops up to 1700 Ω . Furthermore, it operates with up to five ringers connected from TIP or RING to ground or with up to three superimposed ringers connected from TIP to ground and three from RING to ground with a battery voltage of ± 38 ±2V. The ring sensing inputs at TIPS, RINGS, RBUS+ and RBUS- when connected as shown in *Figure 10,* will present an effective load of about 500 k Ω across the ring bus.

A typical example of ring trip timing is illustrated in *Figure 6.* When the Ring Supervision circuit detects a ring trip, the device immediately turns off RRLY, clears S7 and sets INTR low (A). The interrupt remains active until CS goes low and the status is read, at which time the status of the switch hook is latched, clearing INTR (B). Status bit S7 will remain a zero until the D4 bit is written to a zero, removing the device from the RING mode (C). At this time, the S7 bit will indicate the switch hook status. Even though the station equipment is normally off-hook at this time, S7 will generally return to a "1" (C) for several milliseconds after D4 is cleared. This is because the Loop Supervision circuit was disconnected from the loop during ringing mode ($D4 = 1$), and it takes several milliseconds to detect the off hook at which time S7 will be cleared and INTR will be set low (D). At this point the device is in the normal (non-ringing) mode, all necessary circuitry is powered up.

THERMAL OVERLOAD

The Line Driver incorporates a built-in thermal overload detection circuitry. In the event of a fault on the subscriber line which causes the Line Driver to reach an internal junction temperature of approximately 170°C, the Line Driver will protect itself by forcing the device into the power-denial mode, S3 is forced to "1" and S2 is forced to "0". The device will remain at the power denial mode even though the thermal overload ceases to exist. After the line fault has been corrected, the device can be put back into service under system control (see Table IV).

A typical example of thermal overload detection timing is illustrated in *Figure* 7. When a thermal overload is detected, S3 is set high and S2 is set low (A), forcing the device into the Power-Denial mode, and INTR is set low. The interrupt remains active until CS goes low, clearing INTR (B). As long as the thermal overload condition exists, the power denial mode cannot be reset by a write operation (B). When the thermal overload condition clears, the INTR will again be set low, but the device continued to remain at power denial mode (C). Thus the device does not automatically re-apply power to the line since the fault that originally caused the failure may still exist and would simply cause the overload to re-occur. In this example, the power denial mode is cleared by a control write to normal mode, clearing S2 and S3 to "0" (D). If the device is being accessed at the instant the thermal shutdown indication occurs, INTR is set low immediately, but S3 will be set high and S2 will be set low only after CS returns high (E).

TP3212

Functional Description (Continued)

ON-HOOK TRANSMISSION MODE

The device is in the on-hook transmission mode when bit D3 and D2 of the State Control Data Word is set to the logic "1" and the loop is under "on-hook". In this mode, the line drivers operate in a reduced power state but all circuitry is active. This enables the system to communicate with a subscriber terminal or the subscriber to communicate through the network or to a terminal in the central office to provide alarm and telemetry services. When the loop goes off-hook, the loop supervision circuitry behaves normally and causes the line drivers to power up. Bit S7 of the Status Information Word is cleared and an interrupt is initiated. This enables the system to terminate any transmissions and handle the call initiation in the normal manner.

PCM INTERFACE

The PCM interface consists of inputs MCLK, BCLK, FSx, **FSr** and **Dr,** and outputs Dx and TSx. MCLK controls the internal operation of the COMBO CODEC/Filter's encoder and decoder, and must be 1.536 or 1.544 MHz if CLKSEL is connected high and 2.048 MHz if CLKSEL is connected low. BCLK shifts the PCM data out of Dx on its rising edge and latches the PCM data into **Dr** on its falling edge. It must be synchronous with MCLK and may be any integer multiple of 8 kHz from 64 kHz to 2.048 MHz. FSx and **FSr** are 8 kHz pulse waveforms which determine the beginning of the PCM data transfer out of Dx and into **Dr** respectively. Both must be synchronous with MCLK but may have any phase relationship with each other. TSx is an open drain output which pulses low for the duration of the data transfer out of Dx. It is intended to be wire-ORed with the TSx outputs of other subscriber line interface modules to provide an enable signal for external TRI-STATE drivers buffering the PCM transmit data from a line card onto the backplane.

Short Frame Sync Operation

The TP3212 Subscriber Line Interface Module can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, the frame sync pulses applied to both FSx and **FSr** must be one BCLK period long and with timing relationships as specified in *Figure 8.* With FSx high during a falling edge of BCLK, the next rising edge of BCLK enables the Dx TRI-STATE output buffer, which will output the PCM sign bit. The following seven rising edges of the bit clock shifts out the remaining seven bits of PCM data, MSB first. The next falling edge disables the Dx output. With **FSr** high during a falling edge of BCLK, the next falling edge latches the PCM sign bit into **Dr.** The next seven falling edges latch the remaining seven bits, MSB first.

Long Frame Sync Operation

To use the long frame sync mode, the frame sync pulses applied to both FSx and **FSr** must be three or more bit periods long, with timing relationships as specified in *Figure 9.* Based on the transmit frame sync pulse, the device will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The Dx TRI-STATE output buffer is enabled with the rising edge of FSx or the rising edge of BCLK, whichever comes later, and the first bit clocked out is the PCM sign bit. The following seven rising edges of BCLK shift out the remaining seven bits, MSB first. The Dx output is disabled by the falling edge of BCLK following the eighth rising edge or by FSx going low, whichever comes later. A rising edge of the receive frame sync will cause PCM data at **Dr** to be latched in on the next eight falling edges of BCLK.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales **Office/Distributors for availability and specifications.**

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = -5.0 V ±5%, V_{BAT} = **-42.5V** to **-5 6 V ,** Ta = -40°C to **+75°C** by correlation with 100% electrical testing at Ta = **25°C.** All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at Vcc **= 5.0V,** Vbb = **-5.0V ,** Vbat = — **52V,** Ta = **25°c.** All digital signals are referenced to GND, all analog signals are referenced to RTN.

Electrical Characteristics

as been in

CONTRACTOR

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = $-$ 5.0V ±5%, V_{BAT} = $-$ 42.5V to $-$ 56V, T $_{\rm A}$ = $-$ 40°C to $+$ 75°C by correlation with 100% electrical testing at T $_{\rm A}$ = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at V_{CC} = 5.0V, V_{BB} = -5.0V, V_{BAT} = -52V, T_A = 25°C. All digital signals are referenced to GND, all analog signals are
referenced to RTN. (Continued)

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = -5.0 V ±5%, V_{BAT} = -42.5V to -56V, **Ta** = -40°C to + 75°C by correlation with 100% electrical testing at **Ta** = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at Vcc = 5.0V, **Vbb** = -5.0V, **Vbat** = -52V, **Ta** = 25°C. All digital signals are referenced to GND, all analog signals are referenced to RTN. (Continued)

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = -5.0V ±5%, V_{BAT} = $-$ 42.5V to $-$ 56V, T $_{\rm A}$ = $-$ 40°C to $+$ 75°C by correlation with 100% electrical testing at T $_{\rm A}$ = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at V_{CC} = 5.0V, V_{BB} = -5.0V, V_{BAT} = -52V, T_A = 25°C. All digital signals are referenced to GND, all analog signals are
referenced to RTN. (Continued)

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = -5.0 V ±5%, V_{BAT} = $-$ 42.5V to $-$ 56V, T $_{\rm A}$ = $-$ 40°C to $+$ 75°C by correlation with 100% electrical testing at T $_{\rm A}$ = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at
V_{CC} = 5.0V, V_{BB} = -5.0V, V_{BAT} = -52V, T_A = 25°C. All digital signals are referenced to

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = -5.0 V ±5%, V_{BAT} = -42.5V to -56V, **Ta** = -40°C to + 75°C by correlation with 100% electrical testing at **Ta** = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at v cc = 5.0V, **Vbb** = -5.0V, **Vbat** = — 52V, **Ta** = 25°c. All digital signals are referenced to GND, all analog signals are referenced to RTN. (Continued)

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = $-$ 5.0V ±5%, V_{BAT} = $-$ 42.5V to $-$ 56V, T $_{\rm A}$ = $-$ 40°C to $+$ 75°C by correlation with 100% electrical testing at T $_{\rm A}$ = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at
V_{CC} = 5.0V, V_{BB} = −5.0V, V_{BAT} = −52V, T_A = 25°C. All digital signals are referenced to

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V \pm 5%, V_{BB} = $-$ 5.0V \pm 5%, V_{BAT} = $-$ 42.5V to $-$ 56V, T $_{\rm A}$ $=$ $-$ 40°C to $+$ 75°C by correlation with 100% electrical testing at T $_{\rm A}$ $=$ 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at V $_{\rm CC}$ = 5.0V, V_{BB} = $-$ 5.0V, V_{BAT} = $-$ 52V, T_A = 25°C. All digital signals are referenced to GND, all analog signals are referenced to RTN. (Continued)

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = -5.0 V ±5%, V_{BAT} = $-$ 42.5V to $-$ 56V, T_A $=$ $-$ 40°C to $+$ 75°C by correlation with 100% electrical testing at T_A $=$ 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at Vcc = 5.0V, **Vbb** = -5.0V, **Vbat** = -52V, **Ta** = 25°C. All digital signals are referenced to GND, all analog signals are referenced to RTN. (Continued)

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for V_{CC} = 5.0V ±5%, V_{BB} = -5.0V ±5%, V_{BAT} = $-42.5V$ to $-56V$, T_A = -40° C to +75°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at V_{CC} 5.0V, V_{BB} = -5.0V, V_{BAT} = -52V, T_A = 25°C. All digital signals are referenced to GND, all analog signals are referenced to RTN. (Continued)

Note 1: See Appendix **I** for the definition of digital interface parameters.

Note 2: Derate based on **T**_{JMAX} = 150°C, thermal resistance from junction of bipolar IC to heat spreader = 27°C/W, thermal resistance from heat spreader to ambient is 18°C/W at still air, and 11.5°C/W at 120 ft/min of air velocity.

Note 3: The intent of Ring Trip Non-Detect tests are to insure that ring trip does not occur under the specified conditions even after an essentially infinite period of time. For practical purposes of cost effectively testing the SLIM Subscriber Line Interface Module, the wait time to determine that a false ring trip has not occurred has necessarily been limited to a value which has been determined through characterization to insure that false ring trip never occurs.

Note 4: See Appendix I for the definition and naming conventions used for digital timing parameters.

Note 5: See Table V for the definition of the mneumonics used for the digital timing parameters.

Applications Information

TYPICAL LINE CIRCUIT

Relatively few external components are required to implement a DLC POTS line circuit. As shown in *Figure 10,* a complete line circuit is implemented using TP3212 with an external protection network consisting of fuse resistors R_{TIP} and R_{RING}, and a voltage clamp device, two 360 Ω ring sening resistors, ring relay and two test relays. It should be noted that no supply decoupling capacitors are required for each line circuit from $\pm 5V$ to ground, although the use of one larger electrolytic capacitor may be advisable for each power supply near the point at which it enters the line card. Protection resistors $R_{T|P}$ and $R_{R|N|G}$ should be nominally 100Ω with matching better than 1%. The selection of R_{TIP} and R_{RING} is important because they are fundamental to the ability of the line circuit to meet lightning and power cross requirements. R_{TIP} and R_{RING} should be designed such that they can withstand level one lightning and power cross requirement, while fusing open when overstressed by level two lightning and power cross. TPR and RPR are protected by the external voltage clamp device to limit the voltage at these two pins to within $+2$ to $-85V$. The ring sensing resistors, R_S , are 360 Ω which sets the ring trip threshold to about 11 mAdc. The heavy relay current will be returned to GND3 at pin 26.

Applications Information (Continued)

SECONDARY PROTECTION

The high voltage protection network in *Figure 10* consists of resistors R_{TIP}, R_{RING} and a voltage limiting circuit which limits the voltage at TPR and RPR. A number of low cost possibilities for this voltage limit are shown in *Figure 11.* The lowest cost solution is a simple full wave rectifier diode bridge used to clamp the voltage to no more than one or

two volts above RTN or below V_{BAT} , provided that the V_{BAT} supply is capable to absorb the power surges. The TIP and RING input terminals of the TP3212 is internally connected in series to two 300 *k fl* thick film resistors, which are capable of withstanding power cross and surges.

TYPICAL LINE CARD

A complete N-channel line card is illustrated in *Figure 12.* The backplane control interfaces vary greatly in different applications, and this example illustrates a possible arrangement.

