PRELIMINARY

National Semiconductor

TP3212 SLIM™ Subscriber Line Interface Module

General Description

The TP3212 is a complete electronic SLIC and PCM COMBO® CODEC/Filter module intended to interface the analog subscriber line to a PCM highway. It is designed to meet the requirements for POTS (Plain Old Telephone Service) lines in U.S. Digital Loop Carrier applications as specified in TR-TSY-000057. It has the capability to perform inband on-hook transmission. When used in conjuction with a simple, non-critical, external protection network, two resistors and a ring relay, the TP3212 forms a complete line circuit, handling all the BORSCHT functions.

The TP3212 module consists of a line driver, a line receiver, a line impedance control circuit, a hybrid balance circuit, a loop supervision circuit, a ring supervision circuit, three positive relay drivers, a TP3054 COMBO CODEC/Filter and a serial control interface. Any changes in the status of the subscriber loop generate an interrupt, allowing the device to be used in either polled or interrupt driven applications.

Features

- Complete COMBO CODEC/Filter and SLIC functions
- Exceeds TR-TSY-000057 DLC specifications for POTS lines
- On-hook transmission capability
- Resistive loop feed with current limit
- Power denial mode
- Compatible with loop start and ground start signalling
- Automatic ring trip
- Four selectable balance networks
- Three positive relay drivers
- Thermal overload protection
- Compatible with inexpensive protection networks
- Withstands 500V RTN to GND surge
- Compatible with standard PCM highway
- Small physical size and minimal external components



Simplified Block Diagram

Connection Diagram

DC —	1	40	RING
RTN -	2		
V _{BAT}	3	38	- TIP
RPR -	4		
TPR —	5	36	— TIPS
INTR -	7	34	RINGS
CS -	8		
co —	9	32	-RBUS+
CI —	10	31	-RBUS-
GND1-	11		
CCLK —	12	29	RRLY
MCLK -	13	28	RLY1
CLKSEL -	14	27	RLY2
BCLK -	15	26	- GND3
D _R —	16	25	-DC
Dx —	17	24	- DC
TSx-	18	23	-v _{BB}
FSx —	19	22	- GND2
FS _R —	20	21	-v _{cc}
			TL/H/10736-2

Order Number TP3212J

Refer To NSC Package Type HY40C

Pin Descriptions

Pin **Pin Descriptions** TIP Normally positive side of the subscriber line. RING Normally negative side of the subscriber line. TPR High voltage line driver output. Connects to TIP via an external protection network. RPR High voltage line driver output. Connects to RING via an external protection network. TIPS Positive ring sensing input. Connected to the positive side of the subscriber loop during ringing. RINGS Negative ring sensing input. Connected to the negative side of the subscriber loop during ringing. RBUS+ Positive ring bus sensing input. Connected to the positive side of the ring bus. RBUS-Negative ring bus sensing input. Connected to the negative side of the ring bus. BCLK Bit Clock used to shift PCM information into DR and out of Dx. May vary from 64 kHz to 2.048 MHz in 8 kHz increments.

MCLK Master clock. Must be 1.536, 1.544 or 2.048 MHz.

Pin	Pin Descriptions
CLKSEL	Master clock select input. Must be connected high for 1.536 or 1.544 MHz operation. Must be connected low for 2.048 MHz operation.
FSx	Transmit frame synchronization pulse input which enables BCLK to shift the PCM information out of Dx. FSx is an 8 kHz pulse train. See <i>Figures 8</i> and 9 for timing details.
Dx	The TRI-STATE® PCM data output which is en- abled by FSx.
TSx	Open drain output which pulses low during the period when the Dx output is enabled.
FS _R	Receive frame synchronization pulse input which enables BCLK to shift the PCM information into D _R . FS _R is an 8 kHz pulse train. See <i>Figures 8</i> and 9 for timing details.
D _R	Receive data input. PCM data is shifted into ${\rm D_R}$ during the receive timeslot determined by ${\rm FS_R}.$
CCLK	Control clock used to shift control data into Cl and out of CO during \overline{CS} low.
CS	Chip select input. Must be low to enable the shifting of control data into Cl and out of CO.
CI	The serial control data input used to set the operating state of the module.
CO	The serial status output used to monitor the operating state of the module. CO is TRI-STATE when \overline{CS} is high. See <i>Figure 3</i> for timing dia-
INTR	gram. Open drain interrupt output. A logic low indicates a change in the status of the subscriber loop, or a change in thermal shutdown.
V _{BB}	Negative power supply. $V_{BB} = -5V \pm 5\%$. Decoupled by internal 0.047 μ F to ground.
V _{CC}	Positive power supply. V _{CC} = 5V \pm 5%. Decoupled by 0.047 μ F to ground.
RRLY	Ring Relay Driver. Controlled by State Control Data Word bit D4 (see Table I). It is automatically turned off when ring trip is detected.
RLY1	General purpose relay driver controlled by State Control Data Word bit D5.
RLY2	General purpose relay driver controlled by State Control Data Word bit D6.
GND1 GND2 GND3	Low voltage ground. V_{BB} , V_{CC} and all digital signals are referenced to these pins. These pins must be externally connected together close to the module. Collectively referenced as GND in electrical specifications.
VBAT	Negative high voltage supply. V _{BAT} = $-42.5V$ to $-56V$.
RTN	High voltage ground return. V_{BAT} and all analog signals are referenced to this pin.
DC	Don't connect. Do not make external connections to these pins.

Functional Block Description

Functional Block	Description
Line Driver	The Line Driver is a differential output transconductance amplifier which provides the d.c. power and balanced a.c. signals to the subscriber line. The d.c. power is determined by the DC Loop Impedance Control circuit. The a.c. signal applied to the line is controlled by the AC Loop Impedance Control and the analog signal generated by the TP3054 COMBO CODEC/Filter from the received PCM information. Feedback from the Tip and Ring lines produces an effective longitudinal input impedance of about 150 Ω from TIP and RING to RTN (75 Ω total). In the presence of large longitudinal current, each output of the Line Driver is capable of sourcing or sinking current to limit the longitudinal voltage.
Line Receiver	The Line Receiver monitors the metallic (differential) voltage on the line in the presence of large longitudinal (common mode) voltages.
Loop Impedance Control	The Loop Impedance Control feeds back the line voltage to produce a resistive/ inductive d.c. feed impedance for longer loops and a constant current d.c. feed for shorter loops while maintaining an a.c. 2- wire input impedance of $900\Omega + 2.16 \mu\text{F}$ over the voice band, easily meeting the 2- wire return loss requirements.
Hybrid Balance Control	The Hybrid Balance Control circuit consists of four software selectable networks, assuring that the 4-wire return loss requirements are met for a variety of conditions.
Loop Supervision	The Loop Supervision circuit monitors the d.c. current flow in the subscriber loop under non-ringing state and detects on- hook, off-hook and replicates dial pulses.
Ring Supervision	The Ring Supervision circuit monitors the d.c. current flow in the subscriber loop during the ringing state. This circuit is capable of detecting an off-hook condition in less than 200 ms in the presence of large a.c. ringing signals. It operates on loops with ringing superimposed on TIP or RING, or with balanced ringing. This supports bridged ringers, ringers to ground on either TIP or RING and with superimposed ringers.

Functional Block	Description
Relay Drivers	The three relay drivers are capable of driving $+5V$ or $+12V$ relays directly. RRLY is dedicated to the ring relay and is automatically turned off when ring trip is detected by the Ring Supervision circuit. RLY1 and RLY2 are general purpose. Relay current is returned to GND3 at pin 26.
СОМВО	The COMBO CODEC/Filter provides the PCM filtering, encoding and decoding functions necessary to interface the PCM highway to the analog signals on the subscriber loop. This function is identical to the industry standard TP3054 COMBO CODEC/Filter (see the TP3054 datasheet for full details).
Control Interface	The Control Interface circuit provides easy control and monitoring of the state of the TP3212 via a simple serial interface. Through this circuit the user can program the operating mode of the module, and monitor the line status (see Table I for details).

TP3212

Functional Description

POWER-ON

When power is first applied, the power-on reset circuitry initializes the TP3212 and places it in a standby mode. The State Control Data Word is cleared to "0". All unnecessary circuitry is powered down. The serial control interface and the loop supervision circuitry remain fully functional. The device is now ready for activation, either by the user programming it into the ring mode by writing into the State Control Data Word or by the subscriber going off-hook, powering-up the device automatically.

THE STATE CONTROL DATA WORD

The State Control Data word is a single eight-bit word as shown in Table I. Bits D0–D7 of the control word program the operating state of the device. The module can initialize the power denial mode by itself in order to protect itself from damage under a thermal overload condition.

STATUS WORD

The eight-bit Status Word indicates the status of the TP3212 at the instant a read operation is performed. Table IV shows the definitions of the status word. A logic high indicates that the state or function is enabled, a low indicates that it is disabled.

THE CONTROL INTERFACE

The Control Interface consists of a single eight-bit shift register and a buffer register. The shift register is written via the serial input Cl, under the control of \overline{CS} and CCLK, to program the device's operating state. Several bits of the shift register may be altered by the device itself in response to changes in the subscriber loop status. These changes in

FP3212

Functional Description (Continued)

state may be read via the serial output CO. The S2 and S3 status bits are over-written by the occurrence of a thermal overload, forcing the device into the Power-Denial mode. S7 is the hook-switch status bit. A logic "0" for S7 indicates an Off-Hook at normal mode or Ring-Trip at ring mode at the instant of accessing the control interface and a logic "1" indicates on-hook. Any changes in line status, or thermal shutdown condition will generate an interrupt at INTR output.

TABLE	I. State	Control	Data	Word
-------	----------	---------	------	------

Control Bit	Description
D7	Selects loop detector's thresholds. Must be programmed to "0" for loop start and "1" for ground start. This bit is overwritten by the line supervision circuitry.
D6	Logical "1" enables RLY2.
D5	Logical "1" enables RLY1.
D4	Logical "1" enables Ring mode, turns on RRLY and Ring Supervision circuit. Status Bit S7 indicates ring-trip. Logical "0" enables the normal mode.
D3	Used with D2 to select Power denial, Battery Reversal or On-Hook Transmission modes. See Table II. Under Power Denial mode, the Line Drivers are disabled, denying power to the subscriber loop. It can be set or cleared by a write operation. Under a thermal overload condition, D3 is forced to "1" and D2 is forced to "0" in order to protect the device from damage. As long as the thermal overload condition exists, the Power Denial mode cannot be cleared by a write operation.
D2	Used with D3 to select Power denial, Battery Reversal or On-Hook Transmission modes. See Table II.
D1	Used with D0 to select hybrid balance network. See Table III.
D0	Used with D1 to select hybrid balance network. See Table III.

TABLE II. Operating Modes of TP3212

D4	D3	D2	Mode
0	0	0	Normal
0	0	1	Reverse Battery
0	1	0	Power Denial
0	1	1	On-Hook Transmission
1	x	x	Ring

TABLE III. Hybrid Balance Test Networks

D1	DO	Reference Test Network
0	0	900Ω
0	1	1650Ω//(100Ω + 0.005 μF)
1	0	$800\Omega / / (100\Omega + 0.05 \mu\text{F})$
1	1	900Ω + 2.16 μF

There are several ways of accessing the serial control interface. They are:

a) Write/Read

b) Read/Write

c) Quick Status Read

In the Write/Read operation, the objective is to change the state of the device. While shifting the new state control data into CI, the previous status information is shifted out of CO. This data should be compared with the previous status information to determine if a change had occurred since the last access.

In the Read/Write operation, the objective is to monitor the state of the module. While the current status is shifted out at CO, the last known state of the device is shifted into CI externally. If a thermal overload condition has occurred since the last access, the device will automatically set itself to the power denial mode (S3 bit will be forced to "0") prior to the access and will be reset by writing the previous state. This has no detrimental effect, however, since the power-denial mode will immediately be set again and the device will remain in the Power-Denial mode as long as the thermal overload continues to exist. If ring trip has occurred or the hok switch status has changed since the last access, the S7 bit will also be altered by the device. The timing for the Write/Read or Read/Write modes is shown in *Figure 2*.

The Quick Status Read operation allows a fast read of the S7 status bit, which indicates if a Ring-Trip or Off-Hook condition exists. It does not cause the shift register to shift, thus no control data is required. *Figure 3* is the timing diagram for the Quick Status Read Mode.

Functional Description (Continued)

TABLE IV. Status Information Word

Status Bit	Description
S7	Indicates switch hook status. S7 is a "1" if the subscriber is on-hook. If D4 is programmed to be "0" for normal mode, a logic "0" at S7 indicates off-hook. If the device is in the Ring mode (D4 = "1"), a logic "0" at S7 indicates ring-trip.
S6	A logic "1" indicates that RLY2 is on.
S5	A logic "1" indicates that RLY1 is on.
S4	A logic "1" indicates Ring mode is on. RRLY is turned on, and the Ring Supervision circuit is activated. A logic "0" at S7 indicates that a ring trip has occurred, forcing RRLY to be de- activated. D4 should be cleared to "0" by a write/read operation in order to program the device into the non-ringing mode.
S3	S2 and S3 indicate Power Denial, Battery Reversal, or On-Hook Transmission mode (see Table II). When an overload condition exists which raises the junction temperature to exceed about 170°C, the TP3212 will automatically initiate a power denial mode (S3 forced to "1" and S2 forced to "0") to protect itself from damage. The device will not go back to the normal mode even if the thermal overload ceases to exist. The system can determine if the thermal overload condition has cleared itself by programming the TP3212 into the desired operating mode and read back status bits S2 and S3. If the overload still exists, the power denial mode will be activated again as long as the device's junction temperature exceeds approximately 170°C.
S2	S2 and S3 indicate Power Denial, Battery Reversal, or On-Hook Transmission mode (see Table II).
S1	Indicates the selected hybrid balance test network as shown in Table III.
S0	Indicates the selected hybrid balance test network as shown in Table III.



FIGURE 2. Control Interface Timing-Write/Read or Read/Write Modes



FIGURE 3. Control Interface Timing—Quick Status Read Mode

TP3212

Functional Description (Continued) BATTERY FEED

With V_{BAT} = -52V, the TP3212 provides a nominal apparent battery voltage of -44.9V across TIP and RING. The module provides a resistive/inductive feed at longer loops. The d.c. current feed has been designed to guarantee 20 mA into an 1800 Ω loop at nominal battery, and 18 mA into a 1600 Ω loop at minimum battery of -42.5V. At shorter loops, the d.c. feed is current-limited to nominally 43 mA in order to conserve power. At normal battery polarity (D3 = 0 and D2 = 0), TIP is more positive than RING. The current feed characterisitic is shown in *Figure 4*.



FIGURE 4. d.c. Feed Characteristics

2-WIRE IMPEDANCE

The nominal 2-wire input impedance is $900\Omega + 2.16 \mu$ F. This is shunted by the feeding inductance which is nominally 26 Henries on long loops, and approaches infinity on short loops.

TRANSMISSION LEVEL

The 0 TLP is referenced at the PCM interface of the four wire ports. The TP3212 module has 2 dB loss for both transmit and receive signals. On the 2-wire analog interface, the transmit is +2 TLP and the receive is -2 TLP. TLP is defined as 0 dBm into 900Ω .

HYBRID BALANCE

The Hybrid Balance Control circuit contains four selectable balance networks which are selected by programming State Control Word bits D0 and D1. The balance networks are intended to be used with the corresponding reference test networks for hybrid balance as shown in Table III.

LONGITUDINAL BALANCE AND LONGITUDINAL CURRENT CAPABILITY

The 2-wire input of the device exhibits a longitudinal impedance of 150Ω from TIP to ground and from RING to ground. These impedances are extremely well matched and are not strongly dependent on impedance matching in the external protection network. The longitudinal voltage is sensed on the loop side of the protection network and fed back to the Line Driver, thus any component variations external to the device can be corrected by the feedback loop. The Line Driver is capable of handling 21 mA_{rms} of longitudinal current in each of the TIP and RING leads.

LOOP SUPERVISION

The Loop Supervision circuit operates in the normal (nonringing) state. When control bit D7 is programmed to logic 0, it enables loop start signalling and a dynamic threshold comparator in order to maintain the dial pulse break interval within 46% to 74% regardless of the distortion introduced by the loop characteristics. The output of the Loop Impedance Control is monitored and off-hook indicated when the loop current exceeds nominally 13 mA and on-hook indicated when the current falls below nominally 11 mA, providing a 2 mA hysteresis. A logic "1" at status bit S7 indicates onhook, while a logic "0" indicates off-hook. When control bit D7 is programmed to logic "1", it adjusts the loop comparator's thresholds for ground start signalling. Off-hook is indicated when the current from RING to Ground (with TIP open) exceeds nominally 17 mA and on-hook when the current falls below nominally 13 mA.

A typical example of hook switch timing is illustrated in Figure 5. While in the standby mode, all unnecessary circuitry is powered down. When Loop Supervision detects off-hook, the module is powered up, INTR goes low and status bit S7 is cleared (A). The INTR remains active until CS goes low and status is read, at which time the status of the switch hook is latched, clearing INTR (B). When the Loop Supervision detects on-hook, all unnecessary circuitry is again powered down, status bit S7 is set and INTR is again set low (C). When the status information is read, the present switch hook status is latched, clearing the interrupt, and INTR goes high (D). In the case of either on-hook or off-hook, if the system fails to read the status before the switch hook reverts to its previous state, the interrupt will clear itself (E). If the device's control interface is being accessed when offhook occurs, i.e., CS is low, INTR is set low immediately (F) but S7 is cleared only after CS returns high (G). On the next Read/Write access, S7 is latched.



Functional Description (Continued)

RING SUPERVISION

The Ring Supervision circuit measures the loop current across two 360Ω ring sensing resistors with a 1 M Ω internal resistive bridge (see *Figure 10*). The voltage at the output of the bridge is filtered, then algebraically added and subtracted from a voltage corresponding to a loop current of about 11 mAdc. Each of the resulting voltages are integrated over one period of the ring frequency and compared to zero. If either of the resulting voltages is less than zero for two consecutive cycles, ring-trip is detected. RRLY is de-activated, status bit S7 is cleared to "0" indicating ring trip, and an interrupt is also generated. Control bit D4 (RING) is not automatically reset to "0", it has to be cleared to "0" by a write/read operation after a ring trip is detected. If the MCLK is interrupted and stays continuously high or low for more than 200 μ s, the ring relay driver will be turned off.

The ring supervision circuit works with zero to five bridged ringers (1 ringer = 7 k Ω at 20 Hz), with ring frequencies from 16 to 67 Hz, with ring voltages from 90 to 155 Vrms applied to either TIP or RING, superimposed on positive or negative battery voltages of from 42 to 56 volts on loops up to 1700 Ω . Furthermore, it operates with up to five ringers connected from TIP or RING to ground or with up to three superimposed ringers connected from TIP to ground and three from RING to ground with a battery voltage of $\pm 38 \pm 2V$. The ring sensing inputs at TIPS, RINGS, RBUS+ and RBUS- when connected as shown in *Figure 10*, will present an effective load of about 500 k Ω across the ring bus.

A typical example of ring trip timing is illustrated in Figure 6. When the Ring Supervision circuit detects a ring trip, the device immediately turns off RRLY, clears S7 and sets INTR low (A). The interrupt remains active until CS goes low and the status is read, at which time the status of the switch hook is latched, clearing INTR (B), Status bit S7 will remain a zero until the D4 bit is written to a zero, removing the device from the RING mode (C). At this time, the S7 bit will indicate the switch hook status. Even though the station equipment is normally off-hook at this time, S7 will generally return to a "1" (C) for several milliseconds after D4 is cleared. This is because the Loop Supervision circuit was disconnected from the loop during ringing mode (D4 = 1), and it takes several milliseconds to detect the off hook at which time S7 will be cleared and INTR will be set low (D). At this point the device is in the normal (non-ringing) mode, all necessary circuitry is powered up.



THERMAL OVERLOAD

The Line Driver incorporates a built-in thermal overload detection circuitry. In the event of a fault on the subscriber line which causes the Line Driver to reach an internal junction temperature of approximately 170°C, the Line Driver will protect itself by forcing the device into the power-denial mode, S3 is forced to "1" and S2 is forced to "0". The device will remain at the power denial mode even though the thermal overload ceases to exist. After the line fault has been corrected, the device can be put back into service under system control (see Table IV).

A typical example of thermal overload detection timing is illustrated in Figure 7. When a thermal overload is detected, S3 is set high and S2 is set low (A), forcing the device into the Power-Denial mode, and INTR is set low. The interrupt remains active until CS goes low, clearing INTR (B). As long as the thermal overload condition exists, the power denial mode cannot be reset by a write operation (B). When the thermal overload condition clears, the INTR will again be set low, but the device continued to remain at power denial mode (C). Thus the device does not automatically re-apply power to the line since the fault that originally caused the failure may still exist and would simply cause the overload to re-occur. In this example, the power denial mode is cleared by a control write to normal mode, clearing S2 and S3 to "0" (D). If the device is being accessed at the instant the thermal shutdown indication occurs, INTR is set low immediately, but S3 will be set high and S2 will be set low only after CS returns high (E).



Functional Description (Continued)

ON-HOOK TRANSMISSION MODE

The device is in the on-hook transmission mode when bit D3 and D2 of the State Control Data Word is set to the logic "1" and the loop is under "on-hook". In this mode, the line drivers operate in a reduced power state but all circuitry is active. This enables the system to communicate with a subscriber terminal or the subscriber to communicate through the network or to a terminal in the central office to provide alarm and telemetry services. When the loop goes off-hook, the loop supervision circuitry behaves normally and causes the line drivers to power up. Bit S7 of the Status Information Word is cleared and an interrupt is initiated. This enables the system to terminate any transmissions and handle the call initiation in the normal manner.

PCM INTERFACE

The PCM interface consists of inputs MCLK, BCLK, FSx, FS_R and D_R, and outputs Dx and TSx. MCLK controls the internal operation of the COMBO CODEC/Filter's encoder and decoder, and must be 1.536 or 1.544 MHz if CLKSEL is connected high and 2.048 MHz if CLKSEL is connected low. BCLK shifts the PCM data out of Dx on its rising edge and latches the PCM data into D_R on its falling edge. It must be synchronous with MCLK and may be any integer multiple of 8 kHz from 64 kHz to 2.048 MHz. FSx and FS_B are 8 kHz pulse waveforms which determine the beginning of the PCM data transfer out of Dx and into D_R respectively. Both must be synchronous with MCLK but may have any phase relationship with each other. TSx is an open drain output which pulses low for the duration of the data transfer out of Dx. It is intended to be wire-ORed with the TSx outputs of other subscriber line interface modules to provide an enable signal for external TRI-STATE drivers buffering the PCM transmit data from a line card onto the backplane.

Short Frame Sync Operation

The TP3212 Subscriber Line Interface Module can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, the frame sync pulses applied to both FSx and FS_R must be one BCLK period long and with timing relationships as specified in *Figure 8*. With FSx high during a falling edge of BCLK, the next rising edge of BCLK enables the Dx TRI-STATE output buffer, which will output the PCM sign bit. The following seven rising edges of the bit clock shifts out the remaining seven bits of PCM data, MSB first. The next falling edge disables the Dx output. With FS_R high during a falling edge of BCLK, the next falling edge latches the PCM sign bit into D_R. The next seven falling edges latch the remaining seven bits, MSB first.

Long Frame Sync Operation

To use the long frame sync mode, the frame sync pulses applied to both FSx and FSp must be three or more bit periods long, with timing relationships as specified in Figure 9. Based on the transmit frame sync pulse, the device will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The Dx TRI-STATE output buffer is enabled with the rising edge of FSx or the rising edge of BCLK, whichever comes later, and the first bit clocked out is the PCM sign bit. The following seven rising edges of BCLK shift out the remaining seven bits, MSB first. The Dx output is disabled by the falling edge of BCLK following the eighth rising edge or by FSx going low, whichever comes later. A rising edge of the receive frame sync will cause PCM data at D_R to be latched in on the next eight falling edges of BCLK.



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V _{CC} to GND	-0.5V to 7V
V _{BB} to GND	0.5V to −7V
VBAT to RTN	0.5V to70V
RTN to GND	± 500V, 10 μs/50 μs Pulse
Voltage at any digital in	nput or output
	V _{CC} + 0.3V to GND - 0.3V

Electrical Characteristics

TPR, RPR to RTN	2V to -85V (50 ms)
TIP, RING, TIPS, RINGS, RBUS+, RB	US ⁻ to RTN
± 1000V, ⁻	10 μs/1000 μs Pulse
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C
Maximum Junction Temperature	150°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER DISS	IPATION (Normal Mode: D2	= 0, D3 = 0)	•			
I _{BAT} 0	VBAT Idle Current	$I_{LOOP} = 0 \text{ mA}, V_{BAT} = -52V$		2.1	4.0	mA
IBB0	V _{BB} Idle Current	$I_{LOOP} = 0 \text{ mA}$		1.9	3.6	mA
ICC0	V _{CC} Idle Current	$I_{LOOP} = 0 \text{ mA}$		2.9	5	mA
IBAT1	VBAT Active Current	$I_{LOOP} = 20 \text{ mA}, V_{BAT} = -52 \text{V}$		23	25	mA
I _{BB} 1	V _{BB} Active Current	$I_{LOOP} = 20 \text{ mA}$		8.9	17.2	mA
Icc1	V _{CC} Active Current	$I_{LOOP} = 20 \text{ mA}$		11.8	17.2	mA
POWER DISS	IPATION (On-Hook Transmi	ssion Mode: D2 = 1, D3 = 1)				
IBATOH	VBAT Idle Current	$I_{LOOP} = 0 \text{ mA}, V_{BAT} = -52V$		2.1	4.0	mA
IBBOH	V _{BB} Idle Current	$I_{LOOP} = 0 \text{ mA}$		8.9	17.2	mA
ICCOH	V _{CC} Idle Current	$I_{LOOP} = 0 \text{ mA}$		11.8	17.2	mA
DIGITAL INT	ERFACE (Note 1)	• • • • • • •				
VIL	Input Low Level	All Digital Inputs			0.7	v
VIH	Input High Level	All Digital Inputs except CLKSEL CLKSEL	2 4	×.		v v
VOL	Output Low Level	Dx, \overline{TSx} , CO, I _L = 3.2 mA INTR, I _L = 2.0 mA			0.4 0.4	v v
V _{OH}	Output High Level	$Dx, CO, I_{H} = -3.2 \text{ mA}$	2.4	-		v
	Input Low Current	GND < V _{IN} < V _{IL} , All Digital Inputs	-100		100	μΑ
	Input High Current	V _{IH} < V _{IN} < V _{CC} , All Digital Inputs	-100	1	100	μΑ
lон	Output High Current	TSx and INTR, VOH < VOUT < VCC	- 100		100	μΑ
loz	Output Current in the High Impedance State	CO, Dx	- 100		100	μΑ

Electrical Characteristics

-

Symbol	Parameter	Conditions	Min	Тур	Max	Units
BATTERY FEE	D		·			
ILOOP+	Loop Current Normal Battery	$\begin{split} R_{LOOP} &= 1800 \Omega, V_{BAT} = -52 V \\ R_{LOOP} &= 1600 \Omega, V_{BAT} = -42.5 V \\ R_{LOOP} &= 100 \Omega, V_{BB} = -4.75 V (\text{Note 2}) \end{split}$	20 18 40	21.3 19.2 43	24 22 46	mA mA mA
I _{LOOP} -	Loop Current Reverse Battery	$\begin{split} R_{LOOP} &= 1800 \Omega, V_{BAT} = -52 V \\ R_{LOOP} &= 1600 \Omega, V_{BAT} = -42.5 V \\ R_{LOOP} &= 100 \Omega, V_{BB} = -4.75 V (\text{Note 2}) \end{split}$	20 18 40	21.3 19.2 43	24 22 46	mA mA mA
IPD	Power Denial Loop Current	$R_{LOOP} = 100\Omega$		0.1	2	mA
VLOOP	Loop Voltage	$R_{LOOP} = 10 k\Omega, V_{BAT} = -52V$		-43.4		v
	ISION					
R _{OFFHK} 0	Loop Resistance to Produce an Off-Hook Indication at Loop Start	R_{OFFHK} 0 Connected from TIP to RING $V_{BAT} = -42.5V$ D7 = 0			2000	Ω
R _{ONHK} 0	Loop Resistance to Produce an On-Hook Indication at Loop Start	R_{ONHK} 0 Connected from TIP to RING V _{BAT} = -56V D7 = 0	9			kΩ
R _{OFFHK} 1	Loop Resistance to Produce an Off-Hook Indication at Ground Start	R_{OFFHK} 1 Connected from RING to RTN, TIP Open V _{BAT} = -42.5V D7 = 1			1330	Ω
R _{ONHK} 1	Loop Resistance to Produce an On-Hook Indication at Ground Start	R_{ONHK} 1 Connected from RING to RTN, TIP Open $V_{BAT} = -56V$ D7 = 1	9			kΩ
DPD	Dial Pulse Distortion	$\begin{array}{l} D7 = 0, R_{LEAK} = 15 k\Omega \\ R_{LOOP} = 100\Omega, 12 pps, Break = 58\% \\ R_{LOOP} = 1800\Omega, 12 pps, Break = 64\%, \\ \hline CS \mbox{ High, Measure Width of Break} \\ \hline Period at \mbox{ INTR} \end{array}$	38.4 38.4		61.5 6 1.5	ms ms
RING SUPERV	ISION					
RNGTRP1	Ring Trip Detect, Normal Ringing	RBUS + = 0V, RBUS - = -48V, TIPS = -5V, RINGS = -43V, Must Detect Ring-Trip within the Specified Time	50		180	ms
RNGTRP2	Ring Trip Detect, Reverse Ringing	RBUS + = -48V, $RBUS - = 0V$, TIPS = -43V, RINGS = -5V, Must Detect Ring-Trip within the Specified Time	50		180	ms
RNGTRP3	Ring Trip Non-Detect, Normal Ringing	RBUS + = 0V, RBUS - = -48V, TIPS = -3V, RINGS = -45V, Must Not Detect Ring Trip within the Specified Time (Note 3)	o		180	ms

Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RING SUPERVI	SION (Continued)					
RNGTRP4	Ring Trip Non-Detect, Reverse Ringing	$\begin{array}{l} RBUS+\ =\ -48V,\ RBUS-\ =\ OV,\\ TIPS=\ -45V,\ RINGS=\ -3V,\\ Must\ Not\ Detect\ Ring\text{-}Trip\ within\\ the\ Specified\ Time\ (Note\ 3) \end{array}$	0		180	ms
RNGTRP5	Ring Trip Detect, Normal Ringing	TIPS, RBUS $- = -5V$, RINGS, RBUS $+ = 26$ Vrms, f $= 20$ Hz Must Detect Ring-Trip within the Specified Time	100 19		190	ms
RNGTRP6	Ring Trip Detect, Reverse Ringing	TIPS, RBUS $-$ = 26 Vrms, RINGS, RBUS $+$ = $-5V$, f = 20 Hz Must Detect Ring-Trip within the Specified Time	100		190	ms
RNGTRP7	Ring Trip Non-Detect, Normal Ringing	TIPS, RBUS $- = -3V$, RINGS, RBUS $+ = 26$ Vrms, f $= 20$ Hz Must Not Detect Ring-Trip within the Specified Time (Note 3)	o		190	ms
RNGTRP8	Ring Trip Non-Detect, Reverse Ringing	TIPS, RBUS $-$ = 26 Vrms, RINGS, RBUS $+$ = $-3V$, f = 20 Hz Must Not Detect Ring-Trip within the Specified Time (Note 3)	o		190	ms
HYBRID BALAN	ICE Unless otherwise specif	fied, I _{LOOP} = 20 mA, D2 = 0, D3 = 0				
ECHO1	4-Wire Return Loss	$\begin{split} & Z_{\text{REF}} = 900\Omega \text{ across Tip-Ring} \\ & D1 = 0, D0 = 0 \\ & f = 203.125 \text{ Hz} \\ & f = 484.375 \text{ Hz} \\ & f = 1015.625 \text{ Hz} \\ & f = 2500 \text{ Hz} \end{split}$	21 26 26 26	40		dB dB dB dB
ECHO2	4-Wire Return Loss	$t = 3406.25 \text{ Hz}$ $Z_{\text{REF}} = 1650\Omega //(100\Omega + 0.005 \mu\text{F})$ $D1 = 0, D0 = 1$ $f = 203.125 \text{ Hz}$ $f = 484.375 \text{ Hz}$ $f = 1015.625 \text{ Hz}$ $f = 2500 \text{ Hz}$ $f = 2500 \text{ Hz}$	21 21 26 26 26 26 21	40		dB dB dB dB dB dB

Electrical Characteristics

ECHO3 4-W	Unless otherwise speci Nire Return Loss Vire Return Loss	fied, $I_{LOOP} = 20$ mA, D2 = 0, D3 = 0 (Contir $Z_{REF} = 800\Omega//(100\Omega + 0.05 \mu F)$ D1 = 1, D0 = 0 f = 203.125 Hz f = 484.375 Hz f = 1015.625 Hz f = 2500 Hz f = 3406.25 Hz $Z_{REF} = 900\Omega + 2.16 \mu F$	21 26 26 26 26 21	40		dB dB dB
ECHO3 4-W ECHO4 4-W	Wire Return Loss Vire Return Loss	$Z_{REF} = 800\Omega//(100\Omega + 0.05 \mu F)$ D1 = 1, D0 = 0 f = 203.125 Hz f = 484.375 Hz f = 1015.625 Hz f = 2500 Hz f = 3406.25 Hz Z_{REF} = 900\Omega + 2.16 \mu F	21 26 26 26 21	40		dB dB dB
ECHO4 4-W	Nire Return Loss	$Z_{REF} = 900\Omega + 2.16 \muF$	1	1		dB dB
	· · · · · · · · · · · · · · · · · · ·	D1 = 1, D0 = 1 f = 203.125 Hz f = 484.375 Hz f = 1015.625 Hz f = 2500 Hz f = 3406.25 Hz	21 26 26 26 21	40		dB dB dB dB dB dB
	less otherwise noted, Zp	$AEF = 900\Omega + 2.16 \mu\text{F}, t = 1015.625 \text{Hz}, IL$	_{.OOP} = 20 m	$\frac{A, D2 = 0}{I}$, D3 = 0	
RTNLOSS 2-W	Vire Return Loss	f = 203.125 Hz f = 484.375 Hz f = 1015.625 Hz f = 2500 Hz f = 3406.25 Hz	21 27 27 27 27 27	40		dB dB dB dB dB dB
0 dBm0 The Ref	e Absolute 2-Wire ference Level	The Absolute Reference Level at the Two Wire Interface is $+ 2 \text{ dBm}/900\Omega$ for Transmit, and $- 2 \text{ dBm}/900\Omega$ for Receive. Transmit (2-Wire to Dx) Receive (D _R to 2-Wire)		1.194 0.754		Vrms Vrms
G _{RA} Abs	solute Receive Gain	$\begin{array}{l} V_{CC}=5V, V_{BB}=-5V, V_{BAT}=-52V\\ T_A=25^\circ\text{C}, D_R \text{ to }2\text{-Wire Port,}\\ \text{Input}=\text{Digital Code for 0 dBm0 at }D_R,\\ \text{Measure Voltage across TIP-RING} \end{array}$	-0.25		0.25	dB
G _{XA} Abs	solute Transmit Gain	$\begin{split} & V_{CC} = 5V, V_{BB} = -5V, V_{BAT} = -52V \\ & T_A = 25^\circC, 2\text{-Wire} \ Port \ to \ Dx, \\ & Input = 0 \ dBm0 \ at \ 2\text{-Wire} \ Port, \\ & Measure \ Digital \ Code \ at \ Dx \end{split}$	-0.25		0.25	dB
G _{RAOH} Abs Gai Tra	solute Receive in at On-Hook ansmission Mode	$V_{CC} = 5V, V_{BB} = -5V, V_{BAT} = -52V$ $Z_{REF} = 900\Omega + 2.16 \mu\text{F}$ $D3 = 1, D2 = 1, I_{LOOP} = 0 \text{mA}$ $D_R \text{ to 2-Wire}$	- 1		1	dB
G _{XAOH} Abs Gai Tra	solute Transmit in at On-Hook ansmission Mode	$\label{eq:VCC} \begin{split} &V_{CC} = 5V, V_{BB} = -5V, V_{BAT} = -52V \\ &\text{from 2-Wire Analog Interface to Dx} \\ &D3 = 1, D2 = 1, I_{LOOP} = 0 \text{ mA} \end{split}$	- 1		1	dB
G _{RAV} Abs Ove	solute Receive Gain er Supply Range	$V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%,$ $V_{BAT} = -42.5V \text{ to } -56V$	-0.3		0.3	dB
G _{XAV} Abs Ove	solute Transmit Gain er Supply Range	$V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%,$ $V_{BAT} = -42.5V \text{ to } -56V$	-0.3		0.3	dB

Symbol	Parameter	Conditions	Min	Тур	Max	Units
TRANSMISS	ION Unless otherwise noted,	$Z_{\text{REF}} = 900\Omega + 2.16 \mu\text{F}$, f = 1015.625 Hz, I	LOOP = 20 m	A, D2 = (0, D3 = 0 (0	Continued)
G _{RT}	Receive Gain Variation over Temperature	$V_{CC} = 5V, V_{BB} = -5V, V_{BAT} = -52V$ Reference to G _{RA}	-0.15		0.15	dB
G _{XT}	Transmit Gain Variation over Temperature	$V_{CC} = 5V, V_{BB} = -5V, V_{BAT} = -52V$ Reference to G_{XA}	-0.15		0.15	dB
G _{RF}	Receive Frequency Response	Measure Relative to G_{RA} f = 203.125 Hz f = 296.875 Hz f = 484.375 Hz f = 2015.625 Hz f = 2015.625 Hz f = 3015.625 Hz f = 3203.125 Hz f = 3390.625 Hz f = 3984.375 Hz	- 1.9 - 0.4 - 0.25 - 0.25 - 0.25 - 0.25 - 0.25 - 0.25 - 1.2		0 0.25 0.25 0.25 0.25 0.25 0.25 0 - 14	dB dB dB dB dB dB dB dB dB
SOS	Spurious Out of Band Signals (Alias Tones)	Measure Relative to G _{RA} f = 4796.875 Hz f = 6703.125 Hz f = 11390.625 Hz			-30 -30 -30	dB dB dB
GXF	Transmit Frequency Response	Measure Relative to G_{XA} f = 62.500 Hz f = 203.125 Hz f = 296.875 Hz f = 484.375 Hz f = 2015.625 Hz f = 2703.125 Hz f = 3015.625 Hz f = 3202.125 Hz f = 3390.625 Hz f = 3984.375 Hz f = 5046.875 Hz f = 11890.625 Hz	-2.5 -0.4 -0.25 -0.25 -0.25 -0.25 -0.25 -0.25 -1.2		-21 0 0.25 0.25 0.25 0.25 0.25 0.25 0 -14 -32 -32	dB dB dB dB dB dB dB dB dB dB dB dB dB
G _{RL}	Receive Gain Variation with Signal Level	Measure Relative to G _{RA} PCM Level = 3.1 dBm0 = -2.3 dBm0 = -11.4 dBm0 = -17.6 dBm0 = -23.9 dBm0 = -29.9 dBm0 = -37.8 dBm0 = -47.1 dBm0 = -55.7 dBm0	- 0.25 - 0.25 - 0.25 - 0.25 - 0.25 - 0.25 - 0.25 - 0.25 - 0.45 - 1.3		0.25 0.25 0.25 0.25 0.25 0.25 0.25 0.25	dB dB dB dB dB dB dB dB dB dB

Symbol	Parameter	Conditions	Min	Тур	Max	Units
TRANSMISSI	ON Unless otherwise noted, Z	$REF = 900\Omega + 2.16 \mu$ F, f = 1015.625 H	z, I _{LOOP} = 20	mA, D2 =	0, D3 = 0 (Continued)
G _{XL}	Transmit Gain Variation with Signal Level	Measure Relative to G_{XA} PCM Level = 3.1 dBm0 = -2.3 dBm0 = -11.4 dBm0 = -17.6 dBm0 = -23.9 dBm0 = -29.9 dBm0 = -37.8 dBm0 = -47.1 dBm0	-0.25 -0.25 -0.25 -0.25 -0.25 -0.25 -0.25 -0.25 -0.45 -1.3		0.25 0.25 0.25 0.25 0.25 0.25 0.25 0.25	dB dB dB dB dB dB dB dB dB dB dB
STD _R	Receive Signal to Total Distortion	Measure through C Message Filter PCM Level = 3.1 dBm0 = 0.0 dBm0 = -2.3 dBm0 = -11.4 dBm0 = -17.6 dBm0 = -29.9 dBm0 = -29.9 dBm0 = -37.8 dBm0 = -40.0 dBm0 = -45.0 dBm0 = -47.1 dBm0 = -55.7 dBm0	33 36 36 36 36 35 30 28 24 22 13			dBC dBC dBC dBC dBC dBC dBC dBC dBC dBC
STDX	Transmit Signal to Total Distortion	Measure through C Message Filter PCM Level = 3.1 dBm0 = 0.0 dBm0 = -2.3 dBm0 = -11.4 dBm0 = -17.6 dBm0 = -23.9 dBm0 = -29.9 dBm0 = -37.8 dBm0 = -40.0 dBm0 = -45.0 dBm0 = -45.7 dBm0	33 36 36 36 36 36 35 30 28 24 21 12			dBC dBC dBC dBC dBC dBC dBC dBC dBC dBC
D _{RA}	Absolute Receive Delay	f = 1600 Hz		190		μs

Symbol	Parameter	Conditions	Min	Тур	Max	Units
TRANSMISS	ION Unless otherwise noted, Z	$REF = 900\Omega + 2.16 \mu\text{F}, f = 1015.625 \text{Hz}, I$	LOOP = 20) mA, D2 =	0, D3 = 0	(Continued)
D _{RR}	Receive Delay Distortion	Measure Relative to D_{RA} f = 500 Hz f = 1000 Hz f = 2600 Hz		-2 -10 70		μs μs μs
		f = 2800 Hz f = 3000 Hz		100 150		μs μs
DXA	Absolute Transmit Delay	f = 1600 Hz		300		μs
D _{XR}	Transmit Delay Distortion	Measure Relative to D_{XA} f = 500 Hz f = 600 Hz f = 800 Hz f = 1000 Hz f = 2600 Hz f = 2800 Hz f = 3000 Hz		250 150 65 30 60 80 140		μs μs μs μs μs μs
NOISE ZREF	= 900 Ω + 2.16 μ F, I _{LOOP} = 2	20 mA, D2 = 0, D3 = 0				
N _{RC}	Receive C Message Weighted Idle Channel Noise	PCM Code is Alternating Positive and Negative Zeroes		9	13	dBrnC
N _{XC}	Transmit C Message Weighted Idle Channel Noise	Measured by Extrapolation from Signal to Distortion Measurements about 50 dBm0		13	17	dBrnC
LONGITUDIN	IAL BALANCE AND CAPABIL	ТҮ				
I _{LLS} 1	Longitudinal Current Capability, Loop Start	$I_{LOOP} = 5$ mA, D7 = 0, f = 60 Hz, Inject I _{LLS} 1 into TIP and RING. Device Must Not Detect Off-Hook. Triangular Waveform	21			mArms
I _{LLS} 2	Longitudinal Current Capability, Loop Start	$I_{LOOP} = 21 \text{ mA}, \text{D7} = 0, \text{f} = 60 \text{ Hz},$ Inject I _{LLS} 2 into TIP and RING. Device Must Not Detect On-Hook. Triangular Waveform	21			mArms
ILGS1	Longitudinal Current Capability, Ground Start	$ f = 60 \ \text{Hz}, I_{GROUND} = 0 \ \text{mA}, \text{D7} = 1 \\ \text{Triangular Waveform.} \\ \text{Inject } I_{LGS}1 \ \text{into RING}, \text{TIP Open.} \\ \text{Device Must Not Detect Off-Hook} $	8.5			mArms
I _{LGS} 2	Longitudinal Current Capability, Ground Start	$I_{GROUND} = 50 \text{ mA}, f = 60 \text{ Hz}.$ Inject I _{LGS} 2 into RING, TIP Open. Device Must Not Detect On-Hook. Triangular Waveform, D7 = 1	50			mArms

Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LONGITUDIN	AL BALANCE AND CAP	ABILITY (Continued)				
BAL2W	2-Wire Longitudinal Balance	IEEE Method 455-1976, $I_{LOOP} = 20 \text{ mA}$ $I_{LONGITUDINAL} = 20 \text{ mArms/leg}$, Measure V _{METALLIC} across TIP-RING f = 62.5 Hz f = 203.125 Hz f = 2015.625 Hz f = 2015.625 Hz f = 3000 Hz f = 3406.25 Hz	61 61 61 56 54 51	64 64 59		dB dB dB dB dB dB dB dB
POWER SUP Unless otherv	PLY REJECTION RATIO wise specified, Z _{REF} = 90	$0 + 2.16 \mu\text{F}, \text{I}_{LOOP} = 20 \text{mA}, \text{D2} = 0, \text{D3} = 0$)			
PPSR _R	V _{CC} Power Supply Rejection, Receive	$V_{CC} = 5.0 V_{DC} + 164 \text{ mVrms}$ f = 328.125 Hz f = 1078.125 Hz f = 3328.125 Hz	30 30 30			dB dB dB
VPSR _R	V _{BAT} Power Supply Rejection, Receive	$V_{BAT} = -52.0 V_{DC} + 424 \text{ mVrms}$ f = 328.125 Hz f = 1078.125 Hz f = 3328.125 Hz	30 40 40			dB dB dB
PPSR _x	V _{CC} Power Supply Rejection, Transmit	$V_{CC} = 5.0 V_{DC} + 164 \text{ mVrms}$ f = 328.125 Hz f = 1078.125 Hz f = 3328.125 Hz	30 30 30			dB dB dB
VPSR _x	V _{BAT} Power Supply Rejection, Transmit	$V_{BAT} = -52.0 V_{DC} + 424 \text{ mVrms}$ f = 328.125 Hz f = 1078.125 Hz f = 3328.125 Hz	30 40 40			dB dB dB
RELAY DRIV	ERS	· · · · · · · · · · · · · · · · · · ·				
VR _{ON}	Driver On Voltage	IL = 80 mA			1	v
IROFF	Leakage Current	V _{RELAY} = 40V, Relay Off			100	μΑ
DIGITAL TIM	ING, PCM INTERFACE (S	ee Figures 8 and 9, Notes 4 and 5)				
1/t _{PMC}	MCLK Frequency	Clock Frequency Accuracy < ± 100 ppm		1.536 1.544 2.048		MHz MHz MHz
twmch	Width of MCLK High		160			ns
twmcl	Width of MCLK Low		160			ns
1/t _{PBC}	BCLK Frequency				2.048	MHz
twвсн	Width of BCLK High		160			ns
twBCL	Width of BCLK Low		160			ns

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SHORT FRAM	E SYNC MODE (Figure 8)				÷.	
tSFSBCL	Setup Time from FS High to BCLK Low		50			ns
tHBCFSL	Hold Time from BCLK Low to FS Low		100			ns
thBCFSH	Hold Time from BCLK Low to FS High		0			ns
tDBCDX1	Delay Time from Bit Clock to Dx Data Valid	$C_L = 150 pF plus 2 LSTTL Loads$	0		140	ns
^t DBCDXz	Delay Time from BCLK to Dx Disabled	C _L = 50 pF	50		165	ns
^t DBCTSL	Delay Time from BCLK to TSx Low	$C_L = 150 pF plus 2 LSTTL Loads$			140	ns
^t SDRBCL	Setup Time from D _R to BCLK Low		50			ns
^t HBCDR	Hold Time from BCLK Low to D _R Valid		50			ns
LONG FRAME	E SYNC MODE (Figure 9)					
tнвсгян	Hold Time from BCLK Low to FS		0			ns
tSFSBC0	Setup Time from FS to BCLK Low		95			ns
tWFSL	Width of FS Low		160			ns
tDBCDX0	Delay Time from BCLK or FS, Whichever Comes Later, to Dx Valid	$C_L = 150 pF plus 2 LSTTL Loads$	20		165	ns
^t DBCDX	Delay Time from BCLK to Dx Valid	$C_L = 150 pF plus 2 LSTTL Loads$	0		140	ns
^t DBCDXz	Delay Time from BCLK to Dx Disabled	C _L = 50 pF	50		165	ns
tDBCDXz0	Delay Time from BCLK or FS, Whichever Comes Later, to Dx Disabled	C _L = 50 pF	20		165	ns
^t SDRBC	Setup Time from D _R to BCLK Low		50			ns
^t HBCDR	Hold Time from BCLK Low to D _R Valid		50			ns
DIGITAL TIM	NG, SERIAL CONTROL INTERFA	CE (See Figures 2 and 3, Notes 4 and 5)				
1/tpcc	CCLK Frequency	Frequency Accuracy < ±100 ppm	0.08		2.048	MHz
twcch	Width of CCLK High		200			ns
twccl	Width of CCLK Low		200			ns
twcsl	Width of CS Low	l			100	μs

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$, $V_{BAT} = -42.5V$ to -56V, $T_A = -40^{\circ}C$ to $+75^{\circ}C$ by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at V_{CC} 5.0V, $V_{BB} = -5.0V$, $V_{BAT} = -52V$, $T_A = 25^{\circ}C$. All digital signals are referenced to GND, all analog signals are referenced to RTN. (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
READ/WRITE	E, WRITE/READ MODES (Figure 2)				_	
tHCCCS	Hold Time from CCLK to CS		100			ns
tscscc	Setup Time from CS to CCLK		100			ns
toccco	Delay Time from CCLK or CS, Whichever Comes Later, to CO Valid	$C_L = 150 \text{ pF} \text{ plus 2 LSTTL Loads}$			150	ns
†DCCCOZ	Delay Time from CCLK or CS, Whichever Comes Later, to CO Disabled				150	ns
tsccci	Setup Time from CI to CCLK		100			ns
tHCICC	Hold Time from CCLK to Cl		100			ns
t DCSIN	Delay Time from CS Low to INTR High	$R_L = 1 k\Omega$ from INTR to V_{CC}			200	ns
QUICK STAT	US READ MODE (Figure 3)					
tHCCCSL	Hold Time from CCLK to CS Low		100			ns
tSCSCCL	Setup Time from CS to CCLK Low		100			ns
tocsco	Delay Time from CS to CO Valid	$C_L = 150 \text{ pF plus } 2 \text{ LSTTL Loads}$			150	ns
tDCSCOZ	Delay Time from CS to CO Disabled				150	ns

Note 1: See Appendix I for the definition of digital interface parameters.

Note 2: Derate based on T_{JMAX} = 150°C, thermal resistance from junction of bipolar IC to heat spreader = 27°C/W, thermal resistance from heat spreader to ambient is 18°C/W at still air, and 11.5°C/W at 120 ft/min of air velocity.

Note 3: The intent of Ring Trip Non-Detect tests are to insure that ring trip does not occur under the specified conditions even after an essentially infinite period of time. For practical purposes of cost effectively testing the SLIM Subscriber Line Interface Module, the wait time to determine that a false ring trip has not occurred has necessarily been limited to a value which has been determined through characterization to insure that false ring trip never occurs.

Note 4: See Appendix I for the definition and naming conventions used for digital timing parameters.

Note 5: See Table V for the definition of the mneumonics used for the digital timing parameters.

TABLE V. Timing Parameter Mneumonics				
Pin Name	Mneumonic			
INTR	IN			
CS	CS			
CO	CO			
CI	CI			
CCLK	CC			
MCLK	MC			
BCLK	BC			
D _R	DR			
Dx	DX			
TSx	TS			
FSR	FS			
FSx	FS			

Applications Information

TYPICAL LINE CIRCUIT

Relatively few external components are required to implement a DLC POTS line circuit. As shown in *Figure 10*, a complete line circuit is implemented using TP3212 with an external protection network consisting of fuse resistors R_{TIP} and R_{RING}, and a voltage clamp device, two 360 Ω ring sening resistors, ring relay and two test relays. It should be noted that no supply decoupling capacitors are required for each line circuit from ±5V to ground, although the use of one larger electrolytic capacitor may be advisable for each power supply near the point at which it enters the line card. Protection resistors R_{TIP} and R_{RING} should be nominally 100 Ω with matching better than 1%. The selection of R_{TIP} and R_{RING} is important because they are fundamental to the ability of the line circuit to meet lightning and power cross requirements. R_{TIP} and R_{RING} should be designed such that they can withstand level one lightning and power cross requirement, while fusing open when overstressed by level two lightning and power cross. TPR and RPR are protected by the external voltage clamp device to limit the voltage at these two pins to within +2 to -85V. The ring sensing resistors, R_S, are 360 Ω which sets the ring trip threshold to GND3 at pin 26.



Applications Information (Continued)

SECONDARY PROTECTION

The high voltage protection network in *Figure 10* consists of resistors R_{TIP} , R_{RING} and a voltage limiting circuit which limits the voltage at TPR and RPR. A number of low cost possibilities for this voltage limit are shown in *Figure 11*. The lowest cost solution is a simple full wave rectifier diode bridge used to clamp the voltage to no more than one or

two volts above RTN or below V_{BAT}, provided that the V_{BAT} supply is capable to absorb the power surges. The TIP and RING input terminals of the TP3212 is internally connected in series to two 300 k Ω thick film resistors, which are capable of withstanding power cross and surges.



TYPICAL LINE CARD

A complete N-channel line card is illustrated in *Figure 12*. The backplane control interfaces vary greatly in different applications, and this example illustrates a possible arrangement.

