#### CMOS 8-Bit Microcontroller

## TMP86CK74AFG/TMP86CM74AFG

TMP86CK74A/CM74A is a low power, high-speed and high-performance 8-bit single chip microcomputer, including large capacity ROM/RAM, input/output ports, multiple timer/counter, serial interface, 8-bit AD converter and VFT (Vacume Fluorescent Tube) driver.

Product No.	ROM	RAM	Package	OTP MCU
TMP86CK74AFG	24 K × 8 bits	1 K × 8 bits	P-QFP80-1420-0.80M	TN/IDOCDN/IZ/AACC
TMP86CM74AFG	32 K × 8 bits	2 K × 8 bits	F-QFF80-1420-0.80IVI	TMP86PM74AFG

### **Features**

◆ 8-bit single chip microcomputer TLCS-870/C series

Minimum instruction execution time :  $0.25~\mu s$  (at 16 MHz)

 $122 \mu s (at 32.768 \text{ kHz})$ 

♦ 731 basic machine instructions: 132 types

17 interrupt sources (External: 6, Internal: 11)

◆ Input/output ports: 70 pins

16-bit timer counters: 2 channels

• TC1: Timer, Event counter, PPG (Programmable Pulse Generator) output, Pulse width measurement, External trigger timer, and Window modes


• TC2: Timer, Event counter, Window modes

8-bit timer counters: 2 channels

TC3: Timer, Event counter, Capture modes (Pulse width/duty measurement).

• TC4: Timer, Event counter, PWM (Pulse width modulation) Output,

PDO (Programmable Divider Output)



For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments transportation instruments traffic signal instruments. transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's

The products described in this document are subject to the foreign exchange and foreign trade laws

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

- ◆ Time base timer
- ♦ Watchdog timer
  - Interrupt source
- ◆ Divider output function
- ♦ 4 Key-on wake up pins
- ♦ Serial interface
  - 8-bit SIO: 1 channel (with 32 bytes Buffer)
- ♦ 8-bit successive approximation type AD converter
  - Analog input: 8 channels
- ◆ Vacume flouorescent tube driver (automatic display)
  - Programmable grid scan
  - High breakdown voltage ports (max  $40 \text{ V} \times 37 \text{ bits}$ )
- ◆ Low consumption power (9 modes)
  - STOP mode : Oscillation stop (Battery/Capacitor back-up).
  - SLOW1 mode : Low consumption power operation by low-frequency clock (High-frequency clock

stop.)

• SLOW2 mode : Low consumption power operation by low-frequency clock (High-frequency clock

oscillate.)

• IDLE0 mode : CPU stops, and peripherals operate using high-frequency clock of Time-Base-

Timer.

Release by INTTBT interrupt.

• IDLE1 mode : CPU stops, and peripherals operate using high-frequency clock.

Release by interrupts.

• IDLE2 mode : CPU stops, and peripherals operate using high and low-frequency clock.

Release by interrupts.

• SLLEP0 mode : CPU stops, and peripherals operate using low-frequency clock of Time-Base-

Timer.

Release by INTTBT interrupt.

• SLEEP1 mode: CPU stops, and peripherals operate using low-frequency clock.

Release by interrupts.

SLEEP2 mode : CPU stops, and peripherals operate using high and low-frequency clock.


Release by interrupts.

- ◆ Dual clock operation
  - Single/Dual-clock mode
- ♦ Wide operating voltage: 4.5 V to 5.5 V at 16 MHz/32.768 kHz


2.7~V to 5.5~V at 8~MHz/32.768~kHz

## Pin Assignments (Top View)

P-QFP80-1420-0.80M



# **Block Diagram**



# **Pin Functions**

Pin Name	I/O	Function	
P00 P01 P02 P03 P04 P05 P06 P07	. I/O	8-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	_
P10 (TC2) P11 (TC3/INT3)	I/O (Input)	8-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	External input for TC1  External input for TC1  External interrupt input3
P12 (PWM4/PDO4/TC4)	I/O (Output, Output, Input)	When used as serial data input, external interrupt input, timer/counter input, the input mode is configured.	PWM output PDO output External input for TC4
P13 (PPG)	I/O (Output)	When used as PWM output, PDO output, PPG output, serial data output, serial clock Output, the	PPG output
P14 (INT4)	I/O (Input)	latch must be set to "1" and the Output mode is	External interrupt input4
P15 (SI)	I/O (Input)	configured. When used as open-drain port, P1OUTCR Set to	Serial data input
P16 (SO)	I/O (Output)	"0". When used as CMOS port, P1OUTCR set to	Serial data input
P17 (SCK)	I/O (I/O)	] "1".	Serial clock input/output
P20 (INT5/STOP)	I/O ( Input)	3-bit input/output port. Each bit of this port can be individually configured as an input or an output under	External interrupt input5 STOP mode rerease signal input
P21 (XTIN)	I/O (Input)	software control.  When used as input port, external interrupt input, STOP mode release signal input, the input	Low resonator connection pin (32.768 kHz). For external clock, XTIN is used
P22 (XTOUT)	I/O (Output)	mode is configured.	and XTOUT is opened
P30	1/0	2-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	_
P40 (AIN0) P41 (AIN1) P42 (AIN2) P43 (AIN3)	. I/O (Input)	8-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	AD converter analog input
P44 (AIN4/STOP2) P45 (AIN5/STOP3) P46 (AIN6/STOP4) P47 (AIN7/STOP5)	I/O (Input, Input)		AD converter analog input Key-on wake up input
P50 (ĪNTO) P51 (INT1) P52 (TC1/INT2)	l/O (Input)	4-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	External interrupt input0  External interrupt input1  External input for TC1  External interrupt input2
P53 (DVO)	I/O (Output)		Divider output

Pin Name	I/O	Function	
P60 (V0) P61 (V1) P62 (V2) P63 (V3) P64 (V4) P65 (V5) P66 (V6) P67 (V7)	I/O (Output)	8-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	Grid output
P70 (V8) P71 (V9) P72 (V10) P73 (V11) P74 (V12) P75 (V13) P76 (V14) P77 (V15)	I/O (Output)	8-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	Grid output
P80 (V16) P81 (V17) P82 (V18) P83 (V19) P84 (V20) P85 (V21) P86 (V22) P87 (V23)	I/O (Output)	8-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	Segment output
P90 (V24) P91 (V25) P92 (V26) P93 (V27) P94 (V28) P95 (V29) P96 (V30) P97 (V31)	I/O (Output)	8-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	Segment output
PD0 (V32) PD1 (V33) PD2 (V34) PD3 (V35) PD4 (V36)	I/O (Output)	5-bit programmable input/output port. Each bit of this port can be individually configured as an input or an output under software control.	Segment output
TEST RESET	Input	Test pin for out-going test. Be tied to low. Reset signal input.	
XIN	Input	Resonator connecting pins for high-frequency clock For inputting external clock, XIN is used and XOUT is	
VSS VDD AVSS VAREF VKK	Output  Power supply	0.0 [V] (GND)  Power supply  Analog reference voltage (GND: 0.0 [V])  Analog reference voltage  VFT driver power supply	s opened.

### **Operational Description**

### 1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

### 1.1 Memory Address Map

The memory of TMP86CK74A/CM74A consists of 4 blocks: ROM, RAM, DBR (Data Buffer Register) and SFR (Special Function Register). They are all mapped in 64 Kbyte address space. Figure 1-1 shows the memory address map of TMP86CK74A/CM74A. The general-purpose registers are not assigned to the RAM address space.




Figure 1-1. Memory Address Maps

### 1.2 Program Memory (ROM)

The TMP86CK74A has an 24 K $\times$ 8 bits (address A000<sub>H</sub> to FFFF<sub>H</sub>) of program memory, the TMP86CM74A has 32 K $\times$ 8 bits (address 8000<sub>H</sub> to FFFF<sub>H</sub>) of program memory (mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address trap).

#### **Electrical Characteristics**

Absolute Maximum Ratings (VSS = 0 V)

Parameter		Symbol	Pins	Ratings	Unit
Supply Voltage		$V_{DD}$		- 0.3 to 6.5	
Program voltage		V <sub>PP</sub>	TEST/VPP pin	- 0.3 to 13.0	
Input Voltage		V <sub>IN</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V
Output Voltage		V <sub>OUT1</sub>		- 0.3 to V <sub>DD</sub> + 0.3	
		V <sub>OUT2</sub>	Source open drain port	$V_{DD} - 41 \text{ to } V_{DD} + 0.3$	
	101	I <sub>OUT1</sub>	P0, P01, P2, P4, P5 ports	5	
	IOL	I <sub>OUT2</sub>	P3 port	40	
Output Current (Per 1 pin)		I <sub>OUT3</sub>	P0, P1, P4, P5 ports	-3	mA
(1 61 1 611)	ЮН	I <sub>OUT4</sub>	P6, P7 ports	- 30	
		I <sub>OUT5</sub>	P8, P9, PD ports	- 20	
Output Current	IOL	Σl <sub>OUT1</sub>	P0, P1, P2, P4, P5 ports	120	4
(Total)	ЮН	Σl <sub>OUT4</sub>	P6, P7, P8, P9, PD ports	- 120	mA
Power Dissipation [Topr = 25	°C]	PD		1200	mW
Soldering Temperture (time)	1	Tsld		260 (10 s)	
Storage Temperature		Tstg		– 55 to 125	°c
Operating Temperature		Topr		- 30 to 70	

Note 1: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum ratings is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products, which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Note 2: All VDDs should be connected externally for keeping the same voltage level.

Note 3: Power Dissipation (PD); For PD, it is necessary to decrease - 14.3 mwl °C.

## **Recommended Operating Conditions**

Parameter	Symbol	Pins		Condition	Min	Max	Unit	
			f. 16 NALL-	NORMAL1, 2 modes	4.5			
			fc = 16 MHz	IDLE1, 2 modes	4.5			
			fc = 8 MHz	NORMAL1, 2 modes				
Supply Voltage	$V_{DD}$		IC = 6 IVITIZ	IDLE1, 2 modes	2.7	5.5		
			fs =	SLOW mode	2.7			
			32.768 kHz	SLEEP mode				
			STOP mode					
Output Voltage	V <sub>OUT3</sub>	Source open drain pins			V <sub>DD</sub> – 38	$V_{DD}$	v	
Input High Voltage	V <sub>IH1</sub>	Except hysteresis input			V <sub>DD</sub> × 0.70			
voltage	V <sub>IH2</sub>	Hysteresis input			V <sub>DD</sub> × 0.75	$V_{DD}$		
Input Low Voltage	V <sub>IL1</sub>	Except hysteresis input				V <sub>DD</sub> × 0.30		
	V <sub>IL2</sub>	Hysteresis input			0	V <sub>DD</sub> × 0.25		
	VIN VOLIT	V <sub>DE</sub>	V <sub>DD</sub> = 2.7 to 5.5 V		8.0	NALL-		
Clock Frequency	fc	XIN, XOUT	V <sub>DD</sub> = 4.5 to 5.5 V		1.0	16.0	MHz	
	fs	XTIN, XTOUT			30.0	34.0	kHz	

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products, which include this device, ensure that the recommended operating conditions for the device are always adhered to.

### How to Calculate Power Consumption.

The share of VFT driver loss (VFT driver output loss + pull-down resistor (RK) loss) in power consumption Pmasx of

TMP86CK74/CM74 is high. When using a fluorescent display tube with a large number of segments, the maximum power consumption Pd must not be exceeded.

Power consumption Pmax = operating power consumption + normal output port loss + VFT driver loss.

Where.

Operating power consumption: VDD  $\times$  IDD Normal output port loss :  $\Sigma I_{OUT1} \times 0.4$ 

VFT driver loss : VFT driver output loss + pull-down resistor (RK) loss

### Example:

When Ta = -10 to 50 °C (When using a fluorescent display tube with a conventional type which can use only one grid output at the same time.) and a fluorescent display tube with segment output = 3mA, digit output = 12mA, Vkk = -34.5V is used.

Operating conditions; VDD = 5 V  $\pm$  10%, fc = 8 MHz, VFT dimmer time (DIM) = (14/16)  $\times$  tseg,

Power consumption Pmax = (1) + (2) + (3)

#### Where,

(1) Operating power consumption:  $V_{DD} \times I_{DD} = 5.5 \text{ V} \times 10 \text{ mA} = 55 \text{ mW}$ (2) Normal output port loss :  $\Sigma I_{OUT2} \times 0.4 = 60 \text{ mA} \times 0.4 \text{ V} = 24 \text{ mW}$ 

(3) VFT driver loss : Segment pin =  $3 \text{ mA} \times 2 \text{ V} \times \text{number of segments } X = 6 \text{ mW} \times X$ 

Grid pin =  $12\text{mA} \times 2\text{ V} \times 14/16$  (DIM) × number of grids Y

 $= 21 \,\mathrm{mW} \times \mathrm{Y}$ 

Rk loss =  $(5.5V + 34.5V)^2/50 \text{ k}\Omega \times \text{(number of segments X +}$ 

number of grids Y) =  $32 \text{ mW} \times (X + Y)$ 

```
Therefore, Pmax = 55 \text{ mW} + 24 \text{ mW} + 6 \text{ mW} \times \text{X} + 21 \text{ mW} \times \text{Y} + 32 \text{ mW} \times (\text{X} + \text{Y})
= 132 \text{ mW} + 38 \text{ mWX} \cdots
```

Maximum power consumption Pd when Ta = 50 °C is determined by the following equation;

```
PD = 1200 \,\text{mW} - (14.3 \times 25) = 842.5 \,\text{mW}
```

The number of segments X that can be lit is:

```
PD > Pmax
842.5mW > 132 + 38 X
18.69 > X
```

Thus, a fluorescent display tube with less than 18 segments can be used. If a fluorescent display tube with 18 segments or more is used, either a pull-down resistor must be attached externally, or the number of segments to be lit must be kept to less than 18 by software.

> $(V_{DD} = 5 V)$ **DC Characteristics**

> > [Condition]  $V_{DD} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = A_{VSS} = 0 \text{ V}$ ,  $Topr = -30 \text{ to } 70^{\circ}\text{C}$  (Typ. :  $V_{DD} = 5.0 \text{ V}$ ,  $Topr = 25^{\circ}\text{C}$ ,  $V_{DD} = 5.0 \text{ V}$ /0V)

Parameter	Symbol	Pins	Condi	tion	Min	Тур.	Max	Unit
Hysteresis Voltage	$V_{HS}$	Hysteresis input			-	0.9	_	V
	I <sub>IN1</sub>	TEST						
Input Current	I <sub>IN2</sub>	Sink Open-drain, Tri-st	$V_{DD} = 5.5 V, V_{IN} =$	5.5V /0 V	_	_	± 2	μΑ
	I <sub>IN3</sub>	RESET, STOP	]					
Input resistance	R <sub>IN</sub>	RESET Pull-UP			100	220	450	kΩ
Pull-down resistance	$R_{K}$	Source Open Drain	$V_{DD} = 5.5  V  , V_{KK} =$	= - 30 V	50	80	110	K77
Output Leakage	I <sub>LO1</sub>	Sink Open-drain, Tri-st	$V_{DD} = 5.5 V, V_{OUT}$	= 5.5 V	_	_	± 2	
Current	I <sub>LO2</sub>	Source Open-drain	$V_{DD} = 5.5 \text{ V}, V_{KK} =$	– 32 V	_	-	± 2	μΑ
Output High Voltage	V <sub>OH</sub>	Tri-st	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> =	– 0.7 mA	4.1	-	_	.,
Output Low Voltage	V <sub>OL1</sub>	Except XOUT, P3	$V_{DD} = 4.5 \text{ V}$ , $I_{OL} =$	1.6 mA	-	-	0.4	V
Outro at Ularla Command	I <sub>OH1</sub>	P6, P7	$V_{DD} = 4.5 \text{ V}, V_{OH} = 2.4 \text{ V}$		- 18	- 28	_	
Output High Current	I <sub>OH2</sub>	P8, P9, PD	$V_{DD} = 4.5 \text{ V, } V_{OH} =$	: 2.4 V	- 9	- 14	_	
Output Low Current	l <sub>OL</sub>	High-current (P3)	$V_{DD} = 4.5 \text{ V}, V_{OL} =$	1.0 V	_	20	_	
Supply Current in			fc = 16.0 MHz fs = 32.768 KHz		-	12	18	
NORMAL1, 2 modes			fc = 8.0 MHz fs = 32.768 KHz	AD converter Disable	-	6	9	
Supply Current in	]		fc = 16.0 MHz fs = 32.768 KHz	(IREF off)	-	6	9	mA
IDLE0, 1, 2 modes	I <sub>DD</sub>		fc = 8.0 MHz fs = 32.768 KHz		-	3	4.5	
Supply Current in			fc = 16.0 MHz fs = 32.768 KHz	AD converter	-	13	19	
NORMAL1, 2 modes			fc = 8.0 MHz fs = 32.768 KHz	Enable	-	7	10	
Supply Current in	1		T <sub>opr</sub> = to 50 ℃	AD converter	_	0.5	5	
STOP mode			T <sub>opr</sub> = to 70 ℃	Disable		0.5	10	μΑ

Note 1: Typical values show those at  $T_{opr} = 25^{\circ}\text{C}$ ,  $V_{DD} = 5V$ . Note 2: Input current ( $I_{IN1}$ ,  $I_{IN3}$ ); The current through pull-up or pull-down resistor is not included.

Note 3: IDD does not include IREF current.

DC Characteristics  $(V_{DD} = 3 V)$ 

[Condition]  $V_{DD} = 3.0 \text{ V} \pm 10\%$ ,  $V_{SS} = A_{VSS} = 0 \text{ V}$ ,  $Topr = -30 \text{ to } 70^{\circ}\text{C}$ (Typ. :  $V_{DD} = 3.0 \text{ V}$ ,  $Topr = 25^{\circ}\text{C}$ ,  $V_{ID} = 3.0 \text{ V}/0\text{V}$ )

Parameter	Symbol	Pins	Condit	ion	Min	Тур.	Max	Unit
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis input				0.4	_	V
	I <sub>IN1</sub>	TEST						
Input Current	I <sub>IN2</sub>	Sink Open-drain, Tri-st	$V_{DD} = 3.3 \text{ V}$ , $V_{IN} = 3.3 \text{ V/0 V}$		_	_	± 2	μΑ
	I <sub>IN3</sub>	RESET, STOP						
Input resistance	R <sub>IN</sub>	RESET Pull-Up			100	220	450	kΩ
Pull-down resistance	$R_{K}$	Source Open Drain	$V_{DD} = 3.3 \text{ V}, V_{KK} =$	– 30 V	45	70	105	Kaz
Output Leakage	I <sub>LO1</sub>	Sink Open-drain, Tr-st	V <sub>DD</sub> = 3.3 V, V <sub>OUT</sub> =	= 3.3 V/0 V	_	-	± 2	
Current	I <sub>LO2</sub>	Source Open-drain	$V_{DD} = 3.3 \text{ V, } V_{KK} =$	– 32 V	-	-	± 2	μΑ
Output High Voltage	V <sub>OH</sub>	Tri-st	$V_{DD} = 2.7 \text{ V, } I_{OH} = $	– 0.6 mA	2.3	-	-	v
Output Low Voltage	V <sub>OL1</sub>	Except XOUT, P3	$V_{DD} = 2.7  \text{V}  ,  I_{OL} = 0$	0.9 mA	-	-	0.4	V
Output High Current	I <sub>OH1</sub>	P6, P7	$V_{DD} = 2.7 \text{ V, } V_{OH} =$	1.5 V	- 5.5	-8	_	
	I <sub>OH2</sub>	P8, P9, PD	$V_{DD} = 2.7 V, V_{OH} =$	V <sub>DD</sub> = 2.7 V, V <sub>OH</sub> = 1.5 V		- 4.5	-	
Output Low Current	l <sub>OL</sub>	High-current (P3)	$V_{DD} = 2.7 V, V_{OL} =$	1.0 V	-	6	_	
Supply Current in NORMAL1, 2 modes			fc = 8.0 MHz fs = 32.768 KHz	AD converter	_	3	4.5	mA
Supply Current in IDLE0, 1, 2 modes			fc = 8.0 MHz fs = 32.768 KHz	Disable (IREF off)	-	2	2.5	
Supply Current in NORMAL1, 2 modes			fc = 8.0 MHz fs = 32.768 KHz	AD converter Enable	-	3.5	5	
Supply Current in SLOW1, 2 modes	I <sub>DD</sub>		( 22.750.KH		-	3	60	
Supply Current in SLEEP0, 1, 2 modes			fs = 32.768 KHz	AD converter Disable	-	15	30	μΑ
Supply Current in	]		T <sub>opr</sub> = to 50 ℃			0.5	5	1
STOP mode			T <sub>opr</sub> = to 70 ℃			0.5	10	

Note 1: Typical values show those at  $T_{opr} = 25^{\circ}C$ ,  $V_{DD} = 3V$ .

Note 2: Input current ( $I_{IN1}$ ,  $I_{IN3}$ ); The current through pull-up or pull-down resistor is not included.

Note 3: IDD does not include IREF current.

Note 4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to IDLE0, 1, 2.

#### **AD Characteristics**

## (V<sub>SS</sub> = A<sub>VSS</sub> = 0 V, 4.5 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Topr = - 30 to 70°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Reference Voltage	V <sub>AREF</sub>		V <sub>DD</sub> – 1.5	-	$V_{DD}$	٧
Analog Reerence Voltage Range	$\triangle V_{AREF}$		3.0	_	_	
Analog Input Voltage	V <sub>AIN</sub>		0	-	V <sub>AREF</sub>	V
Analog Supply Current	I <sub>REF</sub>	$V_{DD} = V_{AREF} = 5.5 \text{ V},$ $V_{SS} = 0.0 \text{ V}$	_	0.6	1.0	mA
Non linearity Error			-	-	± 1	
Zero Point Error		$V_{DD} = V_{AREF} = 4.5 \text{ to } 5.5 \text{V},$ $V_{SS} = 0 \text{ V}$	-	-	± 1	LSB
Full Scale Error		7 422 - 0 4	-	-	± 1	וספו
Total Error			_	_	± 2	

## $(V_{SS} = A_{VSS} = 0 \text{ V}, 2.7 \text{ V} \le V_{DD} < 4.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Reference Voltage	V <sub>AREF</sub>		V <sub>DD</sub> – 1.5	-	$V_{DD}$	V
Analog Reerence Voltage Range	$\triangle V_{AREF}$		2.5	-	-	
Analog Input Voltage	V <sub>AIN</sub>		0	-	V <sub>AREF</sub>	٧
Analog Supply Current	I <sub>REF</sub>	$V_{DD} = V_{AREF} = 4.5 \text{ V},$ $V_{SS} = 0.0 \text{ V}$	-	0.5	0.8	mA
Non linearity Error			_	-	± 1	
Zero Point Error		$V_{DD} = V_{AREF} = 2.7 \text{ to } 4.5V,$ $V_{SS} = 0 \text{ V}$	-	-	± 1	LSB
Full Scale Error		\ \( \sigma_{\sigma} = 0 \ \v \)		-	± 1	LJB
Total Error			_	-	± 2	

- Note 1: Total errors includes all errors, except quantization error, and is defined as a maximum deviation from the ideal conversion line.
- Note 2: Conversion time is different in recommended value by power supply voltage. About conversion time, please refer to "2.11.2 Register Configuration".
- Note 3: Please use input voltage to AIN input pin in limit of  $V_{AREF} V_{SS}$ . When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.
- Note 4: Analog Reference Voltage Range;  $\triangle V_{AREF} = V_{AREF} V_{SS}$

## **AC Characteristics**

# (V<sub>SS</sub> = 0 V, 4.5 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Topr = - 30 to 70°C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		NORMAL1,2 mode			4	
Machine Cycle Time	+010	IDLE0,1,2 mode	0.25	-		
	tcyc	SLOW1,2 mode	117.6	-	133.3	μS
		SLEEP0,1,2 mode	117.0			
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)		31.25		ns
Low Level Clock Pulse Width	twcL	fc = 16 MHz	_	31.23	_	
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)		15.26	-	μ\$
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz	-			

# (V<sub>SS</sub> = 0 V, 2.7 V $\leq$ V<sub>DD</sub> $\leq$ 4.5 V, Topr = - 30 to 70°C)


Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Machine Cycle Time		NORMAL1,2 mode			8	
	+61.6	IDLE0,1,2 mode	0.5	-		
	tcyc	SLOW1,2 mode	117.6	-	133.3	$\mu$ S
		SLEEP0,1,2 mode	117.0			
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)		62.5	_	200
Low Level Clock Pulse Width	twcL	fc = 8 MHz	_	02.5		ns
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)		15.26	-	
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz	1			μS

**HSIO AC Characteristics** 

(Vss = 0 V, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Topr = -30 to 70°C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
SCK output period (internal clock)	T <sub>SCK1</sub>		16/fc	-	-	
SCK output low width (internal clock)	T <sub>SCL1</sub>	$8 \text{ MHz} < \text{fc} \le 16 \text{ MHz}$ $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$	8/fc - 100ns	-	-	
SCK output high width (internal clock)	T <sub>SCH1</sub>	- VDD = 4.5 V to 5.5 V	8/fc - 100ns	_	-	]
SCK output period (internal clock)	T <sub>SCK2</sub>		8/fc	_	-	
SCK output low width (internal clock)	T <sub>SCL2</sub>	4 MHz $<$ fc $\leq$ 8 MHz V <sub>DD</sub> = 2.7 V to 5.5 V	4/fc - 100ns	-	-	s
SCK output high width (internal clock)	T <sub>SCH2</sub>		4/fc – 100ns	_	-	
SCK output period (internal clock)	T <sub>SCK3</sub>	$fc \le 4 MHz$ $V_{DD} = 2.7 V to 5.5 V$	4/fc	_	-	
SCK output low width (internal clock)	T <sub>SCL3</sub>		2/fc - 100ns	-	-	
SCK output high width (internal clock)	T <sub>SCH3</sub>	- 100 - 2.7 1 10 3.3 1	2/fc - 100ns	-	-	
SCK input period (external clock)	T <sub>SCK4</sub>	fc ≦ 8 MHz	1000	_	_	
SCK input low width (external clock)	T <sub>SCL4</sub>	$(V_{DD} = 2.7 \text{ V to } 5.5 \text{ V})$ fc $\leq 16 \text{ MHz}$	400	-	-	1 1
SCK input low width (external clock)	T <sub>SCH4</sub>	$(V_{DD} = 4.4 \text{ V to 5.5 V})$	400	-	-	
SI input setup time	T <sub>SUP</sub>		200	_	_	
SI input hold time	T <sub>HLD</sub>		200	-	-	ns
SO output delay time	T <sub>DEL</sub>	]	_	=	200	
Rising time	T <sub>R</sub>	$V_{DD} = 3.0 \text{ V, CL} = 50 \text{pF}$	-	-	100	1
Falling time	T <sub>F</sub>	(Note)	-	-	100	1
SO last bit hold time	T <sub>SODH</sub>		16.5/fc	_	32.5/fc	


# Note: CL, External Capacitance





**Recommended Oscillating Conditions** 

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Oscillator	Oscillation	\/DD	Recommended Oscillator		Recommended Constant	
		Frequency	VDD			C <sub>1</sub>	C <sub>2</sub>
High-frequency Oscillation	Ceramic Resonator	16 MHz	4.5 V to 5.5 V	MURATA CSA16.00MXZ040		10 pF	10 pF
		8 MHz	2.7 V to 5.5 V	MURATA	CSA8.00MTZ	30 pF	30 pF
					CST8.00MTW	30 pF (built-in)	30 pF (built-in)
		4.19 MHz	2.7 V to 5.5 V	MURATA	CSA4.19MG	30 pF	30 pF
					CST4.19MGW	30 pF (built-in)	30 pF (built-in)
Low-frequency Oscillation	Crystal Oscillator	32.768 kHz	2.7 V to 5.5 V	SII	VT-200	6 pF	6 pF







(2) Low-frequency Oscillation

- Note 1: An electrical shield by metal shield plate on the surface of IC package is recommended in order to protect the device from the high electric field stress applied from CRT (Cathodic Ray Tube) for continuous reliable operation.
- Note2: When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.
- Note 3: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.

  For up-to-date information, please refer to the following URL;

  http://www.murata.co.jp/search/index.html