SLVS042D - JANUARY 1991 - REVISED JULY 1999

- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Precision Input Threshold Voltage . . . 4.55 V ±120 mV
- Low Standby Current . . . 20 μA
- Reset Outputs Defined When V<sub>CC</sub> Exceeds 1 V
- True and Complementary Reset Outputs
- Wide Supply-Voltage Range . . . 1 V to 7 V

# D, P, OR PW PACKAGE (TOP VIEW) NC [ 1 8 ] RESET NC [ 2 7 ] RESET NC [ 3 6 ] NC GND [ 4 5 ] V<sub>CC</sub>

NC – No internal connection

### description

The TL7759 is a supply-voltage supervisor designed for use as a reset controller in microcomputer and microprocessor systems. The supervisor monitors the supply voltage for undervoltage conditions. During power up, when the supply voltage,  $V_{CC}$ , attains a value approaching 1 V, the RESET and  $\overline{RESET}$  outputs become active (high and low, respectively) to prevent undefined operation. If the supply voltage drops below the input threshold voltage level ( $V_{IT-}$ ), the reset outputs go to the reset active state until the supply voltage has returned to its nominal value (see timing diagram).


The TL7759C is characterized for operation from 0°C to 70°C.

### **AVAILABLE OPTIONS**

|             | PAC                     | KAGED DEVI            | CES                                |                     |
|-------------|-------------------------|-----------------------|------------------------------------|---------------------|
| TA          | SMALL<br>OUTLINE<br>(D) | PLASTIC<br>DIP<br>(P) | SHRINK<br>SMALL<br>OUTLINE<br>(PW) | CHIP<br>FORM<br>(Y) |
| 0°C to 70°C | TL7759CD                | TL7759CP              | TL7759CPW                          | TL7759Y             |

The D and PW packages are available taped and reeled. Add the suffix R to the device type (e.g., TL7759CDR). Chip forms are tested at 25°C.

### functional block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS042D - JANUARY 1991 - REVISED JULY 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V <sub>CC</sub> (see Note 1)                            | 20 V           |
|---|----------------|
| Off-state output voltage range: RESET voltage                           |                |
| RESET voltage   | 0.3 V to 20 V  |
| Low-level output current, I <sub>OL</sub> (RESET)                       | 30 mA          |
| High-level output current, IOH (RESET)                                  | –10 mA         |
| Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3): D package | 97°C/W         |
| P package   | 127°C/W        |
| PW package  | 149°C/W        |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds            | 260°C          |
| Storage temperature range, T <sub>stq</sub>                             | —65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the network ground terminal.
  - 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can impact reliability.
  - 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### recommended operating conditions

|  |                              | MIN | MAX | UNIT |
|--|------------------------------|-----|-----|------|
| Supply voltage, V <sub>CC</sub>                | 1                            | 7   | V   |      |
| Output voltage Va (eee Note 4)                 | Transistor off RESET voltage |     | 15  | V    |
| Output voltage, VO (see Note 4)                | Transistor off RESET voltage | 0   |     | V    |
| Low-level output current, IOL                  | RESET                        |     | 24  | mA   |
| High-level output current, IOH                 | RESET                        |     | -8  | mA   |
| Operating free-air temperature, T <sub>A</sub> | TL7759C                      | 0   | 70  | °C   |

NOTE 4: RESET output must not be pulled down below GND potential.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| 24244575           |  | T=07.001 | TEGT COMPLTIONS                            |                         |                    | TL7759C |      |      |  |
|--------------------|--|----------|--|-------------------------|--------------------|---------|------|------|--|
|                    | PARAMETER                              |          | I ESI CON                                  | TEST CONDITIONS         |                    |         | MAX  | UNIT |  |
| VOL                | Low-level output voltage               | RESET    | V 42V                                      | I <sub>OL</sub> = 24 mA |                    | 0.4     | 0.8  | V    |  |
| Vон                | High-level output voltage              | RESET    | V <sub>CC</sub> = 4.3 V                    | I <sub>OH</sub> = -8 mA | V <sub>CC</sub> -1 |         |      | V    |  |
| \/                 | Input threshold voltage                |          | T <sub>A</sub> = 25°C                      |                         | 4.43               | 4.55    | 4.67 | V    |  |
| VIT-               | VIT- (negative-going V <sub>CC</sub> ) |          | $T_A = 0$ °C to $70$ °C                    | 4.4                     |                    | 4.7     | V    |      |  |
| ., 8               | Davier in seast in the se              |          | $R_1 = 2.2 \text{ k}\Omega$                | T <sub>A</sub> = 25°C   |                    | 0.8     | 1    | V    |  |
| V <sub>res</sub> § | Power-up reset voltage                 |          | $T_A = 0^{\circ}C \text{ to } 70^{\circ}C$ |                         |                    |         | 1.2  | v    |  |
| . · •              | Uniteresia et Vala input               |          | T <sub>A</sub> = 25°C                      |                         | 40                 | 50      | 60   | mV   |  |
| V <sub>hys</sub> ¶ | Hysteresis at V <sub>CC</sub> input    |          | $T_A = 0$ °C to $70$ °C                    | $T_A = 0$ °C to $70$ °C |                    |         | 70   | IIIV |  |
| ЮН                 | High-level output current              | RESET    | V 7 V Coo Figure 4                         | V <sub>OH</sub> = 15 V  |                    |         | 1    | μΑ   |  |
| lOL                | Low-level output current               | RESET    | V <sub>CC</sub> = 7 V, See Figure 1        | V <sub>OL</sub> = 0 V   |                    |         | -1   | μΑ   |  |
| laa                | Cumply augreent                        |          | No lood                                    | V <sub>CC</sub> = 4.3 V |                    | 1400    | 2000 |      |  |
| ICC                | Supply current                         |          | No load                                    | V <sub>CC</sub> = 5.5 V |                    |         | 40   | μΑ   |  |

<sup>‡</sup> Typical values are at T<sub>A</sub> = 25°C.

 $<sup>\</sup>P$  This is the difference between positive-going input threshold voltage, V $_{
m IT+}$ , and negative-going input threshold voltage, V $_{
m IT-}$ .




<sup>§</sup> This is the lowest voltage at which RESET becomes active, V<sub>CC</sub> slew rate ≤ 5 V/μs.

SLVS042D - JANUARY 1991 - REVISED JULY 1999

# electrical characteristics, $T_A = 25^{\circ}C$ (unless otherwise noted)

|                    | DADAMETED                                 |       |                           | TEST CONDITIONS         |      |      | TL7759Y |      |  |  |
|--------------------|---|-------|---------------------------|-------------------------|------|------|---------|------|--|--|
|                    | PARAMETER                                 |       | TEST C                    | ONDITIONS               | MIN  | TYP  | MAX     | UNIT |  |  |
| VOL                | Low-level output voltage                  | RESET | $V_{CC} = 4.3 \text{ V},$ | I <sub>OL</sub> = 24 mA |      | 0.4  |         | V    |  |  |
| V <sub>IT</sub> –  | Input threshold voltage (negative-going   |       |                           |                         | 4.55 |      | V       |      |  |  |
| v <sub>res</sub> † | V <sub>res</sub> † Power-up reset voltage |       |                           |                         |      | 0.8  |         | V    |  |  |
| V <sub>hys</sub> ‡ | Hysteresis at V <sub>CC</sub> input       |       |                           |                         |      | 50   |         | mV   |  |  |
| ICC                | Supply current                            |       | $V_{CC} = 4.3 \text{ V},$ | No load                 |      | 1400 |         | μΑ   |  |  |

### timing diagram



# switching characteristics at $T_A = 25^{\circ}C$ (unless otherwise noted)

|                  | PARAMETER  | FROM    | то       | TEST CONDITIONS      | TL77 | 59C | UNIT |
|------------------|--|---------|----------|----------------------|------|-----|------|
|                  | PARAMETER  | (INPUT) | (OUTPUT) | TEST CONDITIONS      | MIN  | MAX | UNII |
| <sup>t</sup> PLH | Propagation delay time, low-to high-level output | VCC     | RESET    | See Figures 2 and 3§ |      | 5   | μs   |
| tPHL             | Propagation delay time, high-to low-level output | Vcc     | RESET    | See Figures 2 and 4  |      | 5   | μs   |
| t <sub>r</sub>   | Rise time  |         | RESET    | See Figures 2 and 4§ |      | 1   | μs   |
| t <sub>f</sub>   | Fall time  |         | RESET    | See Figures 2 and 4  |      | 1   | μs   |
| tw(min)          | Minimum pulse duration                           | Vcc     | RESET    | See Figures 2 and 4  | 5    |     | μs   |

<sup>§</sup> V<sub>CC</sub> slew rate ≤ 5 V/μs



<sup>†</sup> This is the lowest voltage at which RESET becomes active, V<sub>CC</sub> slew rate ≤ 5 V/μs. ‡ This is the difference between positive-going input threshold voltage, V<sub>IT+</sub>, and negative-going input threshold voltage, V<sub>IT−</sub>.

### PARAMETER MEASUREMENT INFORMATION






Figure 1. Test Circuit for Output Leakage Current




NOTE A:  $V_{CC}$  slew rate  $\leq 5 V/\mu s$ .

Figure 2. Switching Diagram



<sup>†</sup>C<sub>L</sub> Includes jig and probe capacitance.

Figure 3. Test Circuit for RESET Output Switching Characteristics



 $^\dagger C_L$  Includes jig and probe capacitance.

Figure 4. Test Circuit for RESET Output Switching Characteristics



### **APPLICATION INFORMATION**




Figure 5. Power-Supply System Reset Generation

### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

### **PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| TL7759CD         | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CDE4       | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CDG4       | ACTIVE                | SOIC            | D                  | 8    | 75             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CDR        | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CDRE4      | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CDRG4      | ACTIVE                | SOIC            | D                  | 8    | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CP         | ACTIVE                | PDIP            | Р                  | 8    | 50             | Pb-Free<br>(RoHS)         | CU NIPDAU        | N / A for Pkg Type           |
| TL7759CPE4       | ACTIVE                | PDIP            | Р                  | 8    | 50             | Pb-Free<br>(RoHS)         | CU NIPDAU        | N / A for Pkg Type           |
| TL7759CPSR       | ACTIVE                | SO              | PS                 | 8    | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CPSRE4     | ACTIVE                | SO              | PS                 | 8    | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CPSRG4     | ACTIVE                | SO              | PS                 | 8    | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CPWLE      | OBSOLETE              | TSSOP           | PW                 | 8    |                | TBD                       | Call TI          | Call TI                      |
| TL7759CPWR       | ACTIVE                | TSSOP           | PW                 | 8    | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CPWRE4     | ACTIVE                | TSSOP           | PW                 | 8    | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TL7759CPWRG4     | ACTIVE                | TSSOP           | PW                 | 8    | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**





### **TAPE DIMENSIONS**



| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### TAPE AND REEL INFORMATION

### \*All dimensions are nominal

| Device     | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TL7759CDR  | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| TL7759CPSR | SO              | PS                 | 8 | 2000 | 330.0                    | 16.4                     | 8.2        | 6.6        | 2.5        | 12.0       | 16.0      | Q1               |
| TL7759CPWR | TSSOP           | PW                 | 8 | 2000 | 330.0                    | 12.4                     | 7.0        | 3.6        | 1.6        | 8.0        | 12.0      | Q1               |

www.ti.com 14-Jul-2012



### \*All dimensions are nominal

| ń | 7 III GITTIOTOTOTO GEO TIOTITICA |              |                 |      |      |             |            |             |
|---|----------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
|   | Device                           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|   | TL7759CDR                        | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
|   | TL7759CPSR                       | SO           | PS              | 8    | 2000 | 367.0       | 367.0      | 38.0        |
|   | TL7759CPWR                       | TSSOP        | PW              | 8    | 2000 | 367.0       | 367.0      | 35.0        |

# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# PS (R-PDSO-G8)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

www.ti.com/communications

www.ti.com/consumer-apps

www.ti.com/computers

www.ti.com/energy

www.ti.com/industrial

www.ti.com/medical

www.ti.com/security

| Products |                     | Applications  |
|----------|---------------------|---------------|
| Audia    | ununu ti com/ou dio | Automotivo on |

Wireless Connectivity

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals **DLP® Products** Consumer Electronics www.dlp.com DSP dsp.ti.com **Energy and Lighting** Clocks and Timers www.ti.com/clocks Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt Space, Avionics and Defense power.ti.com

www.ti.com/wirelessconnectivity

www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

**OMAP Mobile Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com