**TENTATIVE** 

TOSHIBA BIPOLAR DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# **TD7626F, TD7626FN**

# 2.7GHz FREQUENCY SYNTHESIZER FOR SATELLITE TV

TD7626F and TD7626FN are single-chip frequency synthesizer ICs that can be combined with a  $\mu$ CPU to configure an advanced-function frequency synthesizer system.

TD7626FN comes in a more compact package, pitch 0.65mm.

#### **FEATURES**

- High input sensitivity
   f<sub>in</sub> = 0.5~2.7GHz : -15dBmW (50Ω) (Min.)
- Built-in 1/16 prescaler
- Built-in 5-level AD converter
- Built-in simple comparators x 3
- Simple control bus (I<sup>2</sup>C bus)
- Four-address selectable by address selector
- Frequency divider ratio settings: 1/512, 1/1024
- Built-in power-on reset circuit

• Small flat package version: TD7626F : SOP16 (1.27mm pitch)


TD7626FN: SSOP16 (0.65mm pitch)

(Note) These devices are easy to be damaged by high static voltage or electric fields.

In regards to this, please handle with care.

• Status after power-on reset

Band drive P7 $\sim$ P0 : OFF Tuning amp : ON Charge pump output current :  $50\mu$ A Reference frequency divider ratio : 1/512 Counter data : All [0]



Weight

SOP16-P-225-1.27 : 0.16g (Typ.) SSOP16-P-225-0.65B : 0.07g (Typ.)


961001EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.

  The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

# **BLOCK DIAGRAM**



# **TERMINAL FUNCTIONS**

PIN No.	PIN NAME	FUNCTION	INTERFACE CIRCUIT		
1	NF	Compares the phase of the input R <sub>F</sub> signal against the frequency data and feeds back its difference output from the current	1 × 100Ω γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ		
16	Charge pump output	pump.	$150\Omega$ os-sw		
2	X'tal OSC <sub>in</sub>	Crystal oscillator pins to generate the reference signal for the phase comparator.	(3) 4 4 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		
3	X'tal OSC <sub>out</sub>	Consist of the inverter amp.	3 20Ω 9.9kΩ 100Ω		
4	SDA	Normally used as input/output pins for the I <sup>2</sup> C bus serial data. In TEST mode, used as the input pin for the signal to be compared by the phase comparator.	4 20Ω 1kΩ (3 %) (3 %) (3 %) (4		
5	SCL	Normally used as the I <sup>2</sup> C bus serial clock input. In TEST mode, used to input the reference signal of the phase comparator.	(S) 111 (C) 16		
6	P7	Output can be controlled by setting the band switch data.  The circuit configuration is open collector	6 8 γ γ γ γ COMP		
8	P5	output. Each pin has a built-in comparator. The status of the comparator can be checked in READ mode.	9 70κΩ		
9	P4	In TEST mode, P7 is a counter output which allows counter operation to be checked.			

PIN No.	PIN NAME	FUNCTION	INTERFACE CIRCUIT
7	P6	Output can be controlled by setting the band switch data. The circuit configuration is open collector output. An A/D converter is built in. In READ mode, five levels of applied voltage can be read. In TEST mode, outputs the reference signal derived by dividing the crystal OSC signal by the set divider ratio. This allows operation to be checked.	$7$ $3k\Omega$ ADC $70k\Omega$
10	P3	Basically used as the address setting pin. The sub-address can be changed by applied voltage. Can be used as a band switch as well, but incorporates resistance (12k $\Omega$ ) for limiting current.	$\frac{3k\Omega}{10}$ Address $70k\Omega$
11	P0	Output can be controlled by setting the band switch data. Incorporates resistance (12k $\Omega$ ) for limiting current. (Can also be used for setting the prescaler in TEST mode.) (Open collector output)	$\frac{3k\Omega}{12k\Omega}$ TEST $\frac{70k\Omega}{70k\Omega}$
12	۷сс	Power supply pin	_
13 14	R <sub>F</sub> input R <sub>F</sub> bias	Prescaler input pins. The circuit configuration is differential input. Differential reference bias pin 14 has a built-in 15pF capacitor.	13 500Ω 500Ω 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
15	GND	Ground pin	_

## **MAXIMUM RATINGS** (Ta = 25°C)

CHARACTERISTICS	SYMBOL	RATING	UNIT
Supply Voltage 1	V <sub>CC1</sub>	6.0	V
Power Dissipation	P <sub>D</sub>	(Note 1)	mW
Operating Temperature	T <sub>opr</sub>	<b>- 20∼85</b>	°C
Storage Temperature	T <sub>stg</sub>	<b>-</b> 55∼150	°C

- (Note 1) F-type: 540mW, FN-type: 560mW
- (Note 2) When using the device at temperatures higher than 25°C, maximum power dissipation decreases for every 1°C as follows: 4.3mW with F-type: 4.5mW with FN-type.
- (Note 3) Do not set the port pins (Pins 6, 7, 8, 9, 10, and 11) at or lower than the level of the GND pin.
- (Note 4) These devices are easy to be damaged by high static voltage or electric fields. In regards to this, please handle with care.

#### **RECOMMENDED SUPPLY VOLTAGE**

PIN No.	PIN NAME	MIN.	TYP.	MAX.	UNIT
12	V <sub>CC</sub>	4.5	5.0	5.5	V

# **ELECTRICAL CHARACTERISTICS** (Unless otherwise stated, $V_{CC}$ = 5V, Ta = 25°C) AC CHARACTERISTICS

		ТЕСТ			I		
CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Current	l <sub>CC1</sub>	1	Band switch: OFF OS: [1]	20	35	52	mA
Prescaler Input Sensitivity	Vin	2	f = 500~2700MHz	- 15	_	+3	dBmW
Logic Input High Voltage	VIH		Logic pins (SDA, SCL) In the test circuit, transfer P5	3.0	_	_	
Logic Input Low Voltage	VIL	3	data and determine reception from the lighting of the LED	_	_	0.8	V
Logic Output High Voltage	VOH		lamp. Measure the output using a	3.8	_	_	
Logic Output Low Voltage	VOL		logic analyzer.	_	_	0.5	
Logic Input High Current	lін	3	Apply 5V to input pin.	_	_	10	μΑ
Logic Input Low Current	lOL		Apply 0V to input pin.		_	- 20	
External OSC Input Amplitude	OSC <sub>in</sub>	3	OSC <sub>in</sub> (Pin 2)	150	_	_	mV <sub>p-p</sub>
OSC Operating Frequency	OSC <sub>fin</sub>	3	Pins 2, 3	3.0	4.0	4.5	MHz
Crystal Negative Resistance	X <sub>tR</sub>	3	TEST mode, frequency divided crystal signal output, P6 monitor	_	1.5	_	kΩ
Output Port Flow Current	IPin	3	P4, P5, P6, P7	5	_	_	mA
Output Port Leakage Current	<sup>IP</sup> Ik	3	Apply 12V as pull-up voltage.	_	_	10	μΑ
Output Port Built-In Resistance	R <sub>port</sub>		PO and P3	_	12	_	kΩ
Output Port MAX Voltage	V <sub>port</sub>	_	P0, P3, P4, P5, P6, P7		_	13.2	V
A/D Converter Input Voltage	V <sub>ADC</sub>	_	P6	0.0	_	13.2	V
Comparator Pin Input Voltage	V <sub>CMP</sub>	3	P4, P5, and P7	0.0	_	13.2	V
Comparator High Voltage	V <sub>НСМР</sub>	3	P4, P5, and P7	2.0	_	13.2	V
Comparator Low Voltage	VLCMP	3	P4, P5, and P7	0.0	_	0.8	V
Charge Pump Output Current	I <sub>chg0</sub>	_	CP: [0] CP: [1]	_ _	50 170	_ _	μΑ

#### **DATA FORMAT**

a) WRITE mode

	BYTE	MSB							LSB	
1	ADDRESS Byte	1	1	0	0	0	MA1	MA0	R/W=0	ACK
2	DIVIDER Byte①	0	2 <sup>14</sup>	<b>2</b> <sup>13</sup>	<b>2</b> <sup>12</sup>	2 <sup>11</sup>	<b>2</b> <sup>10</sup>	<b>2</b> <sup>9</sup>	28	ACK
3	DIVIDER Byte②	<b>2</b> <sup>7</sup>	<b>2</b> <sup>6</sup>	<b>2</b> <sup>5</sup>	<b>2</b> <sup>4</sup>	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	<b>2</b> <sup>1</sup>	20	ACK <sup>©</sup>
4	CONTROL Byte	1	CP	T <sub>1</sub>	T <sub>0</sub>	TS2	TS1	TS0	OS	ACK
5	BAND SW Byte	P7	P6	P5	P4	Р3	Х	Х	P0	$ACK \mathbb{Q}$

DATA LATCHDON'T CareACK : Acknowledgment

#### b) READ mode

	BYTE	MSB							LSB	
1	ADDRESS Byte	1	1	0	0	0	MA1	MA0	R/W=1	ACK
2	STATUS Byte	0	FL	IP7	IP5	IP4	A <sub>2</sub>	Α1	A <sub>0</sub>	ACK

ACK: Acknowledgment

#### **DATA DETAILS**

MA1, MA0 : Programmable address bits
 (Indicate applied voltage of pin 10 and corresponding address setting.)

ADDRESS PIN APPLIED VOLTAGE	MA1	MA0
0~0.2×V <sub>CC</sub>	0	0
$0.3 \times V_{CC} \sim 0.7 \times V_{CC}$	1	0
0~V <sub>CC</sub>	0	1
$0.8 \times V_{CC} \sim V_{CC}$	1	1

• CP : Charge pump current setting

[ 0 ] :  $50\mu$ A (Typ.) [ 1 ] :  $170\mu$ A (Typ.)

• T<sub>1</sub> : Test mode switching

「0]: NORMAL mode
[1]: TEST mode

• T<sub>0</sub> : Charge pump control setting

0 : Charge pump ON1 : Charge pump OFF

• TS2, TS1, TS0 : TEST mode settings

CHARACTERISTIC	T <sub>1</sub>	TS2	TS1		FREQUENCY DIVIDER RATIO	REMARKS
Normal State	0	Х	Х	0	1 / 1024	_
Normal State	0	Х	Х	1	1/512	_
Charge Burns Sink	1	1	0	0	1 / 1024	FL = 0 : Charge pump output sink side only on
Charge Pump Source	1	1	0	1	1/512	FL = 1 : Charge pump output source side only on
Output Port OFF	1	1	1	0	1 / 1024	P7∼P4 = OFF
Phase Comparator	1	1	1	1	1/512	SDA : Input of signal to be compared
Test	'   '	'		'	1/512	SCL : Reference signal input
Crystal Divider	1	0	Х	0	1 / 1024	P6 : Crystal divider output P7 : Counter output (1/16×32×count data)
Counter Output	1	0	Х	1	1/512	P0: Prescaler settings···· [0]: ON [1]: OFF P7~P4 = OFF

X : DON'T Care

• OS : Tuning amp control settings

[ 0 ] : Tuning on (Normal state)

¶ 1 

☐ : Tuning off (Fixes charge pump output at 0.0~0.2V)

• FL : Lock detect flag

[ 0 ] : Unlocked
[ 1 ] : Locked

• IP7, IP5, IP4 : Comparator output (P7, P5, P4)

 $\lceil 0 \rceil$  : Applied voltage ....  $0.0 \sim 0.8V$   $\lceil 1 \rceil$  : Applied voltage ....  $2.0 \sim 13.2V$ 


• A2, A1, A0 : 5-level A/D converter (P6)

ADC PIN APPLIED VOLTAGE	A <sub>2</sub>	Α1	A <sub>0</sub>
0.60 × V <sub>CC</sub> ~13.2V	1	0	0
$0.45 \times V_{CC} \sim 0.60 \times V_{CC}$	0	1	1
$0.30 \times V_{CC} \sim 0.45 \times V_{CC}$	0	1	0
$0.15 \times V_{CC} \sim 0.30 \times V_{CC}$	0	0	1
0~0.15×V <sub>CC</sub>	0	0	0

#### I<sup>2</sup>C BUS CONTROLLED FORMAT SUMMARY


Bus controlled format of TD7626F, TD7626FN are based on I<sup>2</sup>C Bus Control format of Philips.

#### Data transfer format




S : Start conditions
P : Stop conditions
A : Acknowledge


# (1) Start condition and stop condition



#### (2) Bit transfer



## (3) Acknowledgement




#### (4) Slave addresses

A <sub>6</sub>	A <sub>5</sub>	Α4	Α3	A <sub>2</sub>	Α1	A <sub>0</sub>	R/W
1	1	0	0	0	Х	Х	0


Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

## **TEST CIRCUIT 1**




(Note 1) Band switch···OFF, tuning amp···OFF

## **TEST CIRCUIT 2**




(Note 2) See TEST mode settings (Counter output)


## **TEST CIRCUIT 3**




## **TEST CIRCUIT 4**



(Note 3) Phase comparator input level




# **EXAMPLE OF FREQUENCY SYNTHESIZER APPLICATION CIRCUIT**





Unit: mm


# **OUTLINE DRAWING**

SOP16-P-225-1.27











Weight: 0.16g (Typ.)


Unit: mm

# OUTLINE DRAWING SSOP16-P-225-0.65B





0.65



Weight: 0.07g (Typ.)