TENTATIVE

TOSHIBA BIPOLAR DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TD7603Z, TD7603F

FREQUENCY SYNTHESIZERS FOR TV/CATV

The TD7603Z, TD7603F is a single-chip frequency synthesizer IC, which can configure high-performance frequency synthesizer systems in combination with a μ CPU controller.

This IC integrates high input sensitivity ECL prescaler, I²L programmable counter, PLL logic and bandswitch drive decoder in a small package.

FEATURES

High-sensitivity input

 $\begin{array}{lll} f_{in} = 80 \sim 100 \text{MHz} & : & -20 \text{dBmW} \ (50 \Omega) \ (\text{Min.}) \\ f_{in} = 0.1 \sim 1 \text{GHz} & : & -27 \text{dBmW} \ (50 \Omega) \ (\text{Min.}) \\ f_{in} = 1 \sim 1.3 \text{GHz} & : & -17 \text{dBmW} \ (50 \Omega) \ (\text{Min.}) \end{array}$

• 5V single power supply operation.

• Wide operating frequency range: 1.3GHz

Simple control bus line : I²C bus

Bandswitch driver : 4 channels

SZIP21-P-0.89
TD7603F

SOP20-P-300-1.27

Weight

SZIP21-P-0.89 : 1.00g (Typ.) SOP20-P-300-1.27 : 0.25g (Typ.)

The frequency step, maximum operating frequency will be as follows.

CRYSTAL OSCILLATOR FREQUENCY	FREQUENCY STEP	MAXIMUM OPERATING
4.0MHz	62.5kHz	1.3GHz
3.2MHz	50kHz	1.3GHz
4.0MHz	31.25kHz	1.0GHz

The data power-on reset function.

(Note) These devices are easy to be damaged by high static voltage or electric fields. In regards to this, please handle with care.


961001EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.


 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

BLOCK DIAGRAM TD7603Z



TD7603F



PIN FUNCTIONS

(Pin numbers is indicated in the case of TD7603F flat package)

PIN No.	PIN NAME	FUNCTION	INTERNAL CIRCUIT
		This pin switches between NORMAL and TEST modes.	Vec
1	Test Pin 1	VOLTAGE FOR THIS PIN MODE GND (Or Low Level) Operating Mode for normal use VCC (Or High Level) TEST Mode Operating (NORMAL) mode can be selected even if this pin is left open. However, we recommend connecting this pin	1
2	Address Setting Pin	to one level or the other. The Function of this pin varies according to the setting of pin 1. The following table shows the details. PIN 1 SETTING FUNCTION OF THIS PIN NORMAL Mode Sets the subaddress TEST Mode Selects TEST1, TEST2, or TEST3 The DC voltage supplied to this pin sets the subaddress. DC VOLTAGE TO THIS PIN SUBADDRESS SETTING THIS PIN 0~0.5V 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8kΩ 10kΩ 8kΩ 8kΩ 8kΩ 8kΩ 8kΩ 86kΩ

PIN No.	PIN NAME		Fl	JNCTION	INTERNAL CIRCUIT	
			of pin 1.	s pin varies according to . The following table		
		SETTING O		FUNCTION OF THIS PIN	\$\frac{1}{2}\text{0}\t	
		NORMAL Mo		Serial data input pin		
	_		TEST1	Main counter output pin		
3	Serial Data	TEST Modes	TEST2	Same as TEST1		
	Input Pin		TEST3	Input pin for external phase comparator compare signal		
		the characte The input approxim	eristics o : level th ately 2.3	ed for serial data input, f the pin are as follows : areshold voltage is V. The maximum current pin is around 50 μ A.		
				pin varies according to		
		the setting	of pin 1.	The following table show		
		the details.				
		SETTING O	F PIN 1	FUNCTION OF THIS PIN		
	Serial	NORMAL Mo	de	Serial clock pulse input pin	Ĭ	
4	Clock	(Reference signal (Crystal		
	Input Pin		TEST1	oscillator output divided by		
				2 ⁹ = 512) output pin	``] (` ' (' \delta \delta \delta	
			TEST2	Same as TEST1		
			TEST3	Input pin for external phase comparator reference signal		
	Logic	Logic circuit	•			
5	System			this pin from an external	_	
	V _{CC} Pin	this pin and		ypass capacitor between		
		and pin and	- piii 0.			
6 7	Crystal Oscillator Pins	generate the from the pi 800mV _{p-p}). the crystal contradvertent	e refere ns has a Therefor oscillator ly used a	the crystal oscillator to nce signal. The signal large amplitude (around re, be sure to use pin 8 as GND. If pin 16 is as the crystal oscillator	VCC C C S S S S S S S S S S S S S S S S	
		GND, high- malfunction	-	y circuitry may		

PIN No.	PIN NAME		Fl	JNCTION	INTERNAL CIRCUIT
8	Logic System GND	bypass capa Be sure to o	citor bet electrical pin is co	uit GND pin. Connect a tween this pin and pin 5. ly isolate the circuit nnected and the circuit nected.	_
			of pin 1.	se pins varies according to The following table	
		SETTING O	F PIN 1	FUNCTION OF THESE PINS	
		NORMAL Mo	de	Frequency / phase comparator output pin	Vcc
	Frequency /		TEST1	_	5.6kΩ
9	Phase	TEST Modes	TEST2	_	
10	Comparator Output Pins		TEST3	Checks operation of phase comparator.	9 π 150Ω
		The frequer the result o phase of th frequency in to the curre signal. Pin 9	f compa e referen nput sign ent pump o supplie	se comparator output is ring the frequency and nce signal and the highnal. The result is supplied o circuit as the error as the output of the to the tuner.	<i>m</i>
11 12 13 14	Band Switching Pins	the band sy driver switch of the drive (separately).	vitch dri hes the ers can b Connec	he bad switch signal to ver. The operation of the tuner reception band. Any e activated independently t pins not in use to the ver supply line.	11(12(13(14) — 1kΩ — 5V
15 17	RF Deferential Input Reference Bias Pin 17, Local Oscillator (built into tuner) Input Pin 15	external sig unnecessary make the ci to pin 15 as applies to p bypass capa	nals via oscillati rcuit pa short a sin 17. In	e from unnecessary pin 15, and to prevent on related to pin 15, ttern or wiring connected is possible. This also addition, connect a tween pins 17 and 16.	(1) (2) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4

PIN No.	PIN NAME		F	UNCTION	INTERNAL CIRCUIT
16	High- frequency System GND Pin	circuits. Cor between th between th	nnect on is pin ar is pin ar GND circ	pin for high-frequency e bypass capacitor nd pin 17, and another nd pin 18. Electrically cuit of this pin and the	_
18	High- frequency System V _{CC}	This is the l supply pin. an external	high-fred Supply ! source.	quency circuit power 5V ± 0.5V to this pin from Connect a bypass this pin and pin 8.	_
19	Test Pin	SETTING ON NORMAL Modes TEST Modes	of pin 1 details. F PIN 1 de TEST1 TEST2 TEST3 de (TEST	FUNCTION OF THIS PIN Use prohibited (Left open) Use prohibited (Left open) Main counter Input pin Use prohibited (Left open) 2), this pin can input an ct to the main counter, prescaler.	19 VCC
20	LOCK Output Pin	The functio	n of this of pin 1 details. F PIN 1	FUNCTION OF THIS PIN Connect a pull-up resistor between this pin and the V _{CC} pin. When the PLL circuit is locked, the output of this pin is low level. TEST mode (TEST1 and TEST2) switching. TEST mode (TEST1 and TEST2) switching. Output a high-frequency input signal divided by 256. This signal is used to measure the prescaler input sensitivity.	V_{CC} V

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	Vcc	6.5	V
ECL Input Voltage	V _{in1}	2.0	V _{p-p}
Logic Input Voltage	V _{in2}	−0.3~V _{CC}	V
Power Dissipation	PD	(Note 1)	mW
Operating Temperature	T _{opr}	- 20∼7 5	°C
Storage Temperature	T _{stg}	- 55∼150	°C

(Note 1) TD7603Z : 890mW TD7603F : 925mW

(Note 2) When using the device at above $Ta = 25^{\circ}C$, decrease the power dissipation by 7.2mW for TD7603Z and 7.4mW for TD7603F for each increase of 1°C.

(Note 3) These devices are easy to be damaged by high static voltage or electric fields. In regards to this, please handle with care.

RECOMMENDED POWER SUPPLY VOLTAGE

ILE CO IVIII		. 0 11 21	TOLITIC	-			
PIN	No.	PIN NAME	MIN.	TYP.	MAX.	UNIT	
FLP	ZIP	FIIN INAIVIE	IVIIIV.	HIF.	IVIAA.	UIVIT	
18	14	V _{CC} (ECL)	4.5	5.0	5.5	V	
5	21	V _{CC} (I ² L)	4.5	5.0	5.5	V	

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, $V_{CC} = 5V$, Ta = 25°C)

CHARACTERISTIC SYMBOL TEST CONDIT		TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT			
Power Supp	oly (ECL)	l _{CC1}	2		17	29	41	m Λ
Current		l ² L)	l _{CC2}	2	-	8	15	23	mA
Maximum B Switching V			V _B MAX.	_	Bands1~4	12		15	V
Maximum B Switching Ir		rrent	I _B MAX.	_	V _{CC} = 5V	0.7		2.2	mA
DC Voltage			V ₁₅	_	(Flat Package)	1.7	2.0	2.3	v
DC Voltage			V ₁₇	_	(Flat Package)	1.7	2.0	2.3	\ \ \
DC Current	DC Current High Level		lН	_	V _{in} = 5V (Note 1)	_	180	300	μΑ
Input	nput High Level Voltage Low Level		VIH	_	(Note 1)	3.0	ı	_	V
Voltage			٧ _{١L}	_	(Note I)			0.8	V
Output	High Le	evel	Voн	1	(Note 2)	3.8	-	_	V
Voltage	Low Le	evel	v_{OL}	1	(Note 2)	_	_	0.5	'
Input	High Le	evel	ΊΗ	_	V _{in} = 5V	_	l	10	
Current	Low Le	evel	ī	_	V _{in} = 0V			- 20	μ A
N/F Leak C	urrent		٦	_	(Note 3)	- 0.2	-	0.2	μΔ
			V _{in1}	3	800-100MHz	- 24	1	3	dBmW
RF Input Se	RF Input Sensitivity		V _{in2}	3	100-1000MHz	– 27		3	(50Ω)
			V _{in3}	3	1000-1300MHz	- 17		3	(3011)
Data Input Timing		_	_	See 4. data input timing chart	_	_	_	_	

⁽Note 1) Applicable for TEST1 clock and $\overline{\text{LOCK}}$ in input mode.


⁽Note 2) Applicable for data clock and $\overline{\mathsf{LOCK}}$ in output mode.

⁽Note 3) Pin 10: 2.1V, Pin 9: Open (F package)


TEST MODE (Pin numbers is indicated in the case of TD7603F flat package.)

	NORMAL	MODE1	MODE2	MODE3
TEST1 (Pin 1)	L	Н	Н	Н
Address Specification (Pin 2)	Subaddress	L	L	Н
LOCK (Pin 20)	LOCK	DCK H (Pin 15 input)		1 / 256 (Pin 15 input)
CLOCK (Pin 4)	Clock input	Reference signal output	Reference signal output	PD reference signal input
DATA (Pin 3)	Data input	Main counter output	Main counter output	PD compare signal input
TEST2 (Pin 19)	Inhibit	Inhibit	Divider input	Inhibit
RF INPUT (Pin 15)	RF input	RF input	Inhibit	RF input


TEST CIRCUIT 1: TEST Mode (Pin numbers are for the flat package.)




TEST CIRCUIT 2: Power supply current measuring circuit (Pin numbers are for the flat package.)



TEST CIRCUIT 3: Input sensitivity measuring circuit (Pin numbers are for the flat package.)



DATA INPUT TIMING CHART



ADDRESS		MAIN ADDRESS				SUBADDRESS (NOTE 1)		0	A (NOTE 2)
	1	1	0	0	0	MA1	MA2		(INOTE 2)
DIVIDER DATA (1)	0			MAN C	OUNTER (10BIT)	DATA			А
		MS	В						
DIVIDER DATA (2)				SWALLOW COUNTER DATA (5BIT)			A	А	
								LSB	
TEST DATA	* (NOTE 3)	*	CL (NOTE 4)	PS (NOTE 5)	*	*	*	*	А
BAND DATA	*	*	*	*	BAND SWITCHING DATA (4BIT)		А		
					BAND4	BAND3	BAND2	BAND1	

(NOTE 1) SUBADDRESS SELECTOR

 $V_{CC} = 5V$


MA1	MA2	VOLTAGE APPLIED TO ADDRESS SELECTOR
0	0	GND~0.5V
0	1	GND~5.0V (Anywhere in this range)
1	0	2.0~3.0V (Can be left open)
1	1	4.5~5.0V

- (NOTE 2) A is the acknowledge bit. As WRITE mode only is supported, the TD7603 sends this bit by setting serial data to low impedance.
- (NOTE 3) An asterisk (*) indicates "don't care".
- (NOTE 4) CL performs reference signal switching.
 "0" indicates crystal oscillator/29. "1" indicates crystal oscillator/210.
- (NOTE 5) The PS bit can be used to cut current to the preamp and prescaler when the IC is not operating. "0" indicates normal operation. "1" indicates preamp and prescaler not operating.


OUTLINE OF I2C BUS CONTROL FORMAT

The TD7603Z bus control format conforms with the Philips I²C bus control format.


Data transfer format




(1) Start, stop conditions



(2) Bit transfer



(3) Acknowledge response




(4) Slave addresses


A6	A5	Α4	А3	A2	Α1	Α0	R/W
1	1	0	0	0	*	*	0

Purchase of TOSHIBA I^2C components conveys a license under the Philips I^2C Patent Tights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Philips.

SYSTEM APPLICATION DIAGRAM (For F-package)





SYSTEM APPLICATION DIAGRAM (For Z-package)




OUTLINE DRAWING

SZIP21-P-0.89





Weight: 1.00g (Typ.)





2.54


Unit: mm


OUTLINE DRAWING

SOP20-P-300-1.27









Weight: 0.25g (Typ.)