

---

## DIGITAL AUDIO PROCESSOR WITH ANALOG INTERFACE

---

### FEATURES

- **Audio Input/Output**
  - 3 Synchronous Serial Audio Inputs (6 Channels)
  - 2 Synchronous Serial Audio Outputs (4 Channels)
  - Input and Output Data Formats: 16-, 20-, or 24-Bit Data Left, Right, and I<sup>2</sup>S
  - SPDIF Transmitter
  - 64 Fs Bit Clock Rate
  - 512 Fs XTAL Input for Master Mode Clock Rates
  - 256 Fs MCLKIN for Slave Mode Clock Rates
  - 10 Multiplexed Stereo Analog Inputs Selectable into 1 Stereo ADC and 3 Stereo Line Outputs
  - High Quality DNR: 93 dB (Typical) ADC Channel Performance (2 Channels)
  - 3 Single-Ended Analog Stereo Line Driver Outputs With 1 of 11 Selectable Input, 10 k
  - 100-pF Drive Capability (Typical Output Level: 1 V<sub>rms</sub>)
  - 3 Stereo Audio DACs
  - High-Quality DNR: 97 dB (Typical) DAC Channel Performance (6 Channels)
  - Stereo Headphone Amplifier 24 mW Power Output into 16  $\Omega$ , 100 pF
- **Audio Digital Signal Processor**
  - Programmable Functionality
  - 135-MHz Operation
  - 48-Bit Data Path With 76-Bit Accumulator
  - Two Memory Loads and One Memory Store Per Cycle
  - Usable 768 Data RAM Words (48-Bit), Usable 1K Coefficient RAM (28-Bit)
  - Usable 2.5K Program RAM
  - 360 ms at 48 kHz, 17408 Words 24-Bit Delay Memory for Video Sync
- **System Control Processor**
  - Embedded 8051 WARP Microprocessor
  - Programmable Using Standard 8051 C Compilers
  - 16K Words of Program RAM (8-Bit)
  - 2048 Words of Data RAM (8-Bit)
  - 256 Words of Internal RAM (8-Bit)
  - Programmable Functionality
- **General Features**
  - Easy-to-Use Control Interface
  - I<sup>2</sup>C Serial Control Master and Slave Interface
  - Control Interface Operational Without External MCLK Input
  - Single 3.3-V Power Supply
  - Integrated Regulators
  - 100-Pin TQFP (PZP) Package




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

The TAS3218 is available in a 100-pin TQFP (PZP) package.

**PZP PACKAGE  
(TOP VIEW)**



**ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TQFP–PZP	Tape and reel	TAS3218IPZP	TAS3218IPZP
			TAS3218IPZPR	
-20°C to 70°C			TAS3218PZP	TAS3218PZP
			TAS3218PZPR	

(1) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).  
 (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

**TERMINAL FUNCTIONS**

TERMINAL		I/O	TERMINATION <sup>(1)</sup>	DESCRIPTION
NO.	NAME			
1	DVSS1	P		Digital ground
2	VREG_EN	DI		Voltage regulator enable
3	STEST	DI	Pulldown	Test pin to reconfigure pins
4, 5, 17, 18, 19, 20	TEST		Pulldown	
6	GPIO4	DIO	Pulldown	General purpose input/output 4
7	GPIO3	DIO	Pulldown	General purpose input/output 3
8	MCLKOUT	DO		Master clock output
9	LRCLKOUT	DO		Left/right (frame) clock output
10	SCLKOUT	DO		Serial audio data clock output
11	SDOUT1	DO		Serial digital audio data output 1
12	SDOUT2/ SPDIF_OUT	DO		Serial digital audio data out 2 or S/PDIF out
13	DVDD2	P		3.3-V digital power
14	VR_DIG1	P		Pin out of internal regulator. A 4.7-F low ESR capacitor should be connected between this pin and digital ground. This terminal must not be used to power external devices.
15	DVSS2	P		Digital ground
16	SPDIF_IN	DI		S/PDIF input
21	SDIN3	DI		Serial digital audio data input 3
22	SDIN2	DI		Serial digital audio data input 2
23	SDIN1	DI		Serial digital audio data input 1
24	LRCLKIN	DI		Left/right (frame) clock input
25	SCLKIN	DI		Serial audio data clock input
26	MCLKIN	DI		Master clock input
27	DVSS3	P		Digital ground
28	DVDD3	P		3.3-V digital power master
29	I2C_SDA2	DIO		I <sup>2</sup> C serial data master
30	I2C_SCL2	DIO		I <sup>2</sup> C serial clock slave
31	I2C_SDA1	DIO		I <sup>2</sup> C serial data slave
32	I2C_SCL1	DIO		I <sup>2</sup> C serial clock
33	CS	DI		Chip select
34	GPIO1	DIO		General purpose input/output 1
35	GPIO2	DIO		General purpose input/output 2
36	MUTE	DI	Pullup	Mute device
37	RESET	DI	Pullup	Reset
38	DVSS4	P		Digital ground
39	DVDD4	P		3.3-V digital power
40	DVSS5	P		3.3-V digital power
41	VR_DIG2	P		Pin out of internal regulator. A 4.7-F low ESR capacitor should be connected between this pin and digital ground. This terminal must not be used to power external devices.
42	AVSS_ESD	P		Analog ESD ground
43	LINEIN1L	AI		Left-channel analog input 1

(1) All pullups are 20-A weak pullups, and all pulldowns are 20-A weak pulldowns (166 k) . The pullups and pulldowns are included to ensure proper input logic levels if the terminals are left unconnected (pullups at logic 1 input; pull-downs at logic 0 input). Devices that drive inputs with pullups must be able to sink 20 A while maintaining a logic 0 drive level. Devices that drive inputs with pull-downs must be able to source 20 A while maintaining a logic 1 drive level.

**TERMINAL FUNCTIONS (continued)**

TERMINAL		I/O	TERMINATION <sup>(1)</sup>	DESCRIPTION
NO.	NAME			
44	LINEIN1R	AI		Right-channel analog input 1
45, 53, 59, 65	AVDD_LI	P		3.3-V analog power
46	LINEIN2L	AI		Left-channel analog input 2
47	LINEIN2R	AI		Right-channel analog input 2
48, 56, 62, 68	AVSS_LI	P		Analog ground
49	LINEIN3L	AI		Left-channel analog input 3
50	LINEIN3R	AI		Right-channel analog input 3
51	LINEIN4L	AI		Left-channel analog input 4
52	LINEIN4R	AI		Right-channel analog input 4
54	LINEIN5L	AI		Left-channel analog input 5
55	LINEIN5R	AI		Right-channel analog input 5
57	LINEIN6L	AI		Left-channel analog input 6
58	LINEIN6R	AI		Right-channel analog input 6
60	LINEIN7L	AI		Left-channel analog input 7
61	LINEIN7R	AI		Right-channel analog input 7
63	LINEIN8L	AI		Left-channel analog input 8
64	LINEIN8R	AI		Right-channel analog input 8
66	LINEIN9L	AI		Left-channel analog input 9
67	LINEIN9R	AI		Right-channel analog input 9
69	LINEIN10L	AI		Left-channel analog input 10
70	LINEIN10R	AI		Right-channel analog input 10
71	AVDD_ADC	P		3.3-V analog power
72	AVSS_ADC/REF	P		Analog ground
73	BIAS_REF	AO		Pin should be tied to analog ground with 22-k 1%
74	BG_REF	AO		Band gap output. Must be tied to ground with 1-F low ESR capacitor.
75	V1P5_REF	AO		Common mode output. Must be tied to ground with 1-F low ESR capacitor.
76	AVDD_REF	P		3.3-V analog power
77	LINEOUT3L	AO		Analog line output #3 left channel
78	LINEOUT3R	AO		Analog line output #3 right channel
79	LINEOUT2L	AO		Analog line output #2 left channel
80	LINEOUT2R	AO		Analog line output #2 right channel
81	AVSS_LO	P		Analog ground
82	LINEOUT1L	AO		Left-channel analog output 1
83	LINEOUT1R	AO		Right-channel analog output 1
84	DACOUT1L	AO		Left-channel digital-to-analog converter output 1
85	DACOUT1R	AO		Right-channel digital-to-analog converter output 1
86	DACOUT2L	AO		Left-channel digital-to-analog converter output 2
87	DACOUT2R	AO		Right-channel digital-to-analog converter output 2
88	AVSS_DAC	P		Analog ground
89	AVDD_DAC	P		3.3-V analog power
90	AVDD_HP	P		3.3-V analog power
91	HPOUTL	AO		Left-channel headphone output
92	AVSS_HP	P		Analog ground
93	HPOUTR	AO		Right-channel headphone output
94	AVDD_HP	P		3.3-V analog power

**TERMINAL FUNCTIONS (continued)**

TERMINAL		I/O	TERMINATION <sup>(1)</sup>	DESCRIPTION
NO.	NAME			
95	AVSS_ESD	P		Analog ground
96	XTAL_IN	DI		External crystal input
97	XTAL_OUT	DO		External crystal output
98	VR_ANA	P		Pin out of internal regulator. A 4.7-F low ESR capacitor should be connected between this pin and digital ground. This terminal must not be used to power external devices.
99	AVDD_OSC	P		3.3-V analog power
100	DVDD1	P		3.3-V digital power

**DESCRIPTION**

TAS3218 is an audio system-on-a-chip (SOC) designed for digital television audio systems and mini/micro component applications. TAS3218 has a programmable audio DSP that preserves high-quality audio by using a 48-bit data path, 28-bit filter coefficients, and a single cycle 28 x 48-bit multiplier. The programmability feature allows users to customize features in the DSP RAM.

The TAS3218 is composed of seven functional blocks.

- Clock and serial data interface
- Analog input and output
- M8051 WARP controller, serial control interface, and device control
- Audio DSP digital audio processing
- Power supply
- Internal references

[Figure 1](#) shows the functional structure of the TAS3218.




Figure 1. Block Diagram




Figure 2. Interface to External ASRC

## Clocks

The TAS3218 can be configured as either the clock master or clock slave depending on the settings in the clock configuration register. By default, the TAS3218 is configured as the clock master. Figure 3 shows the block diagram of the TAS3218 clocks




Figure 3. Clocking System

### Digital Audio Interface

The TAS3218 has three digital inputs that accept discrete I<sup>2</sup>S, discrete left-justified, and discrete right-justified PCM data.

The TAS3218 has two digital outputs that provide discrete I<sup>2</sup>S, discrete left-justified, and discrete right-justified PCM data. The second digital output can also be configured to provide S/PDIF encoded PCM data.

The TAS3218 has a SPDIF input which is capable of routing an S/PDIF encoded signal through the device. This input is not processed by the digital audio processor (DAP) The clocking system for the device is illustrated in Figure 4.








**Discrete Left-Justified**

Left-justified (LJ) timing uses an L/RCLK to define when the data being transmitted is for the left channel and when it is for the right channel. The LRCLK is HIGH for the left channel and LOW for the right channel. A bit clock running at 64 Fs is used to clock in the data. The first bit of data appears on the data lines at the same time the LRCLK toggles. The data is written MSB first and is valid on the rising edge of bit clock. The TAS3218 will mask unused trailing data bit positions.




A. All data are presented in 2's complement form with MSB first.

**Figure 6. SAP Left-Justified 64 Fs Format**

**Discrete Right-Justified**

Right Justified (RJ) timing uses an L/RCLK to define when the data being transmitted is for the left channel and when it is for the right channel. The L/RCLK is HIGH for the left channel and LOW for the right channel. A bit clock running at 64 Fs is used to clock in the data. The first bit of data appears on the data 8-bit clock periods (for 24-bit data) after L/RCLK toggles. In RJ mode the LSB of data is always clocked by the last bit clock before L/RCLK transitions. The data is written MSB first and is valid on the rising edge of bit clock. The TAS3218 will mask unused leading data bit positions.



A. All data are presented in 2's complement form with MSB first.


**Figure 7. SAP Right-Justified 64 Fs Format**

**SAP Input and Output Normalization**

The TAS3218 supports SAP input and SAP output normalization. This supports simultaneous output to left-justified and I<sup>2</sup>S devices.

**NOTE:**

The normalization function is only available in Slave mode.



**Figure 8. SAP Output Normal Configuration (No Normalization)**





Figure 9. SAP Output Configuration (I<sup>2</sup>S to Left Normalization ON)



**Figure 10. SAP Output Configuration (I²S to Left Normalization OFF)**




Figure 11. SAP Output Configuration (Left to I<sup>2</sup>S Normalization ON)




Figure 12. SAP Output Configuration (Left to I<sup>2</sup>S Normalization OFF)

**SPDIF Encoder**

The SPDIF encoder is a digital audio transmitter designed for use in consumer audio applications. Transmit data rates up to 48 kHz are supported. The SPDIF encoder complies with the IEC-60958 interface standard.

The SPDIF encoder creates a multiplexed bit stream, containing audio, status, and user data. The multiplexed data format is shown in Figure 14. The data is then bi-phase mark-encoded and output.

The hardware architecture of the S/PDIF Encoder can be shown in Figure 13.




Figure 13. SPDIF Encoder Hardware Architecture






Figure 14. SPDIF Frame Format

**SPDIF Encoder Operation**

The SPDIF encoder performs the multiplexing of audio, channel status, user, and validity flag. It also performs bi-phase mark encoding of the multiplexed data stream. Audio data for both left and right channels from the DAP are latched at the rising edge of the internal LRCLK, which marks the beginning of next sample cycle. The SPDIF encoder then multiplexes these samples with internally generated preambles, channel status, user data, validity flag, and parity. The channel status and validity flag are generated based on the settings in the SPDIF control registers while the user data is fixed to all zero. The bi-phase mark encoded signal is then output starting at the next rising edge of the internal LRCLK. The generated SPDIF stream is fixed to consumer mode linear audio PCM format.

While the  $\overline{\text{RESET}}$  input is low, the transmitter output, SPDIF\_OUT, is forced to logic low level. Upon setting  $\overline{\text{RESET}}$  high, the SPDIF encoder will remain inactive until the module reset is removed by writing 0 to the RST bit of the control register. Then this module will wait for synchronization with the internal frame clock and starts encoding audio data. It is recommended to set all other SPDIF control register bits before releasing the module reset.

**Transmitter Control Register**

Table 1 shows the M8051 SFR register map for the S/PDIF module control.

Table 1. M8051 SFR Register Map

ADDR	7	6	5	4	3	2	1	0
xx00	RST				CP			EMP
xx01	CATEGORY							
xx10	SR		VL	VR	SRCNUM			
xx11			CLKAC		WORDLEN			

The relationship of the M8051 SFR register map with I<sup>2</sup>C registers is described in Table 2.

**Table 2. Relationship of M8051 SFR Register Map With I<sup>2</sup>C Registers**

RST: 0: 1:	Module reset Normal operation Reset SPDIF-TX module (default)
CP: 0: 1:	Copy permit Copy prohibit (default) Copy permit
EMP: 0: 1:	Pre-emphasis No pre-emphasis (default) 50/15 s 2-channel pre-emphasis
CATEGORY:	Category code 7-bit device category code. Default: 0101010 (digital sound processor)
L: 0: 1:	Generation status Generation 1 or higher (default) Original
SR: 00: 01: 10: 11:	Sampling rate 44.1 kHz 48 kHz (default) Reserved 32 kHz
VL: 0: 1:	Validity for left channel Left channel data is valid (default) Left channel data is invalid
VR: 0: 1:	Validity for right channel Right channel data is valid (default) Right channel data is invalid
SRCNUM: 0000: 0001: 0010: 0011: ... 1000:	Source channel number Not specified 1 2 (default) 3 ... 8
CLKAC: 00: 01: 10: 11:	Clock accuracy Level II, 1000 ppm Level III, variable pitch shifted Level I, 50 ppm (default) Reserved
WORDLEN: 0000: 0001: 0010: ... 0100: ... 1000: Others:	Sample bit size 24 bits (default) 23 bits 22 bits ... 20 bits ... 16 bits Reserved

### ***I<sup>2</sup>C Register Map for SPDIF***

Figure 15 shows system accessible I<sup>2</sup>C register mapping for controlling the SPDIF module. The mute control (MTE) uses the same control bits for controlling SDOOUT2 mute at subaddress 0x09 and the module reset (RST) is mapped to subaddress 0x10 together with other power down control bits. Other control bits are mapped to subaddress 0x16.




Figure 15. I²C Register to EFSR and Hardware Connection Map

**Specification Coverage**

The TAS3218 is covered by the following specifications:

- IEC60956-1: Second Edition, 2004-03
- IEC60956-3: Second Edition, 2003-01
- IEC958-2: First Edition, 1994-07

Specification coverage details can be found in [Table 3](#).

**Table 3. Specification Coverage for TAS3218<sup>(1)</sup>**

SPECIFICATION	SECTION	SUPPORTED	REMARKS
IEC60958-1	Interface Format (4)	Yes	Auto frame formatting
	Channel Status (5)	Yes	First 2 bits fixed to 00. (consumer, linear PCM)
IEC958-2	Mode 1 (software info delivery using b32191 of channel stat) (4.2.2.14.2.2.3)	No	Bits 28191 are fixed to all zero.
IEC60958-3	Channel Status General (5.1)	Yes	First channel status bit fixed to 0.
	Channel Status Application (5.2.1) – Byte0 (control)	Yes	b01: Fixed (00) b2: Register settable b35: Register settable b67: Fixed (00)
	Channel Status Application (5.2.2) – Byte1 (category)	Yes, with restriction	Category code is register settable, with default value 0101010L (Digital Sound Processor), but user data is fixed to all zero.
	Channel Status Application (5.2.2) Byte2 (source and channel number)	Yes	b1619: Register settable b2023: H/W auto set (1 for left, 2 for right channel)
	Channel Status Application (5.2.2) Byte3 (sampling freq and clock accuracy)	Yes, with restriction	b2427: Register settable (32,44.1,48 kHz only) b2829: Register settable
	Channel Status Application (5.2.2) Byte4 (word length, original sampling rate, Byte0, b1, 6, 7 = 0)	Yes, partially	b3235 : H/W auto set according to register setting 24-bit original output sample is truncated to the specified word length. b3639 : Fixed to all zero (not indicated)
	Category Code Groups (5.3.2)	Yes, with restriction	Specifying categories other than 0101010L (Digital Sound Processor), especially those require non-zero user data is not recommended.
	User Data (6)	All zero	
	Timing accuracy (7.2.1)	Yes	Clock accuracy indication is register settable. Expected to set level I (50 ppm) for master mode (XTAL source) or level II (1000 ppm) for slave mode.
	Line driver characteristics (7.3.2)	No	Standard output buffer. Needs external SPDIF driver (ex.: optical driver)

(1) Other sections of the specification not mentioned here are either considered irrelevant or covered elsewhere. IEC60958-4 is specific for professional applications and thus, irrelevant.

## Analog Audio Interface

The TAS3218 is has 10 analog stereo inputs that are multiplexed to one analog to digital converter (ADC). Additionally, the TAS3218 has one line output that can source any of the 10 analog stereo inputs.

The TAS3218 has three stereo digital to analog converters (DAC). The outputs of of DAC3 are designed to be used as a 24 mW headphone amplifier or line driver. The other two DAC outputs are configured as stereo line drivers.

Both the ADC and DAC blocks can be placed in power down when not used.

[Figure 16](#) shows a block diagram of the Analog interface.

## Stereo Analog to Digital Converter

The TAS3218 has a analog 10:1 input multiplexer and a 11:1 output multiplexer. These can accept analog stereo inputs up to 1 V<sub>rms</sub>. The outputs of the multiplexers are the stereo ADC and the line output.

The ADC supports a sampling rate of 48 kHz as a Clock Master Mode. In Clock Slave Mode, 32, 44.1, and 48 kHz sampling frequencies are supported, based upon the master clock frequency.

### Stereo Digital to Analog Converters


The TAS3218 has three stereo digital to analog converters (DACs). Each DAC can operate a maximum of 48 kHz. The DACs provide a 48 kHz sampling frequency in master mode. In slave mode 32, 44.1, and 48 kHz are supported, based upon the master clock frequency. Two of the DACs are configured for providing line outputs. One of the stereo DACs has the capability to drive either a line out or to be used as a headphone (HP) amplifier.

The stereo headphone amplifier is designed to drive up to 24 mW per channel into a headphone speaker load of 16  $\Omega$ . The headphone output is a single ended configuration using series 16- $\Omega$  resistors and AC-coupling capacitors.

The TAS3218 includes three multiplexed stereo line driver outputs. The input to each of these line drives can be selected to use one of the ten stereo analog input channels. Additionally, line driver output 1 can output the contents of the stereo DAC. Each line driver is capable of driving up to a 10 k $\Omega$  load.

#### NOTE:

To avoid audio artifacts when using the line driver outputs, I<sup>2</sup>C commands to reconfigure the lineout multiplexers should not be issued alone, rather should be accompanied by a mute/unmute sequence to all analog audio channels of the TAS3218.



Register Map for MUTE Control

0x09

Pin Name	BIT	MUTE Block	Pin Name	BIT	MUTE Block
LINEOUT1	13 12	MUX1	DACOUT1	7 6	DAC 1
LINEOUT2	15 13	MUX2	DACOUT2	5 4	DAC 2
LINEOUT3	17 14	MUX3	HPOUT	3 2	DAC 3

		DESCRIPTION
0	0	HW Mute control
*	1	Force MUTE OFF
1	0	Force MUTE ON

Figure 16. Analog Input/Output

## Embedded M8051 WARP Microcontroller

The embedded M8051 WARP microcontroller provides the overall control for the TAS3218 device. This control includes device initialization, memory loading, I<sup>2</sup>C transactions, control pin operations, and participation in most processing tasks requiring multi-frame processing cycles.

The microcontroller has its own data RAM for storing intermediate values and queuing I<sup>2</sup>C commands, a fixed boot program ROM and a programmable program RAM. The microprocessors boot program cannot be altered. The microcontroller has specialized hardware for a master and slave interface operation, Volume Updates, and a programmable interval timer interrupt.

### M8051 Addressing Modes

The 256 bytes of Internal Data Memory address space is accessible using indirect addressing instructions (including stack operations). However, only the lower 128 bytes are accessible using direct addressing. The upper 128 bytes of direct address Data Memory space are used to access ESFRs.

### Register Banks

There are four directly addressable register banks, only one of which may be selected at one time. The register banks occupy Internal Data Memory addresses from 00 hex to 1F hex.

### Bit Addressing

The 16 bytes of Internal Data Memory that occupy addresses from 20 hex to 2F hex are bit-addressable. SFRs that have addresses of the form 1XXXX000 binary are also bit-addressable.

### Scratchpad

Internal data memory occupying direct addresses from 30 hex to 7F hex can be used as scratch pad registers or for the stack.

### External Data Memory

External Data RAM occupies a 64K address space. This space contains the External Special Function Data Registers ESFRs. The ESFRs permit access and control of the hardware features and internal interfaces of the TAS3218 Digital Signal Processor.

### M8051 Boot-Up Sequence

[Figure 17](#) shows the boot-up sequence. M8051 MCU ROM code follows this sequence after device reset release. After Micro completes boot up application code (RAM code), the microcontroller switches the program counter from ROM to RAM code by `pc_source(esfr - 0xFD)`.




Figure 17. Boot-Up Sequence

Detailed information about the boot-up sequence is described in [Table 4](#).



**Table 4. Process Description**

PROCESS STATE	ESFR		DESCRIPTION
DSP idle uP initialization I <sup>2</sup> C bus high			
uP Flush Internal RAM			Clear micro internal RAM (256 byte)
uP Flush External RAM			Clear micro external RAM (2048 byte)
uP command to Flush Delay Memory	clr_dly_ram (0xc0 bit(3))	1	
uP initialize variables			Initialize variables
uP set default H/W configuration	mute0_t	0	Default mutez control
	mute1_t	0	
	mute2_t	0	
	reset_dac_mod	0xff	
	reset_adc_sinc	0x03	
	clock_control1	0x0a	
	clock_delay_control2	0x05	
	clock_delay_sel	0x80	IW/OW: 24 bit IM/OM: I <sup>2</sup> S
	i2s_word_byte	0x22	
	i2c_mode_byte	0x22	
sap_en	1		
uP Flush uP Instruction RAM	mem_sel	0x02	Clear uP Instruction RAM (16384Byte)
uP Flush DSP Instruction RAM	mem_sel	0x01	Clear DSP Instruction RAM (3328W)
uP flush DSP lower coef/data RAM	mem_sel	0x00	Clear DSP lower coefficient RAM (1024 W) and data (48 bit) RAM (768 W)
Enable I <sup>2</sup> C master I/F			Setup I <sup>2</sup> C master I/F mode (enable interrupt 10)
EEPROM load			
Disable I <sup>2</sup> C master mode and enable slave I/F	i2c_ms_ctl	0	Switch control MUX to slave I <sup>2</sup> C port
Switch ROM to RAM	pc_source	1	
Load default DSP Program and coefficient	host_dsp	0	<pre>                     If (gpio_in_3_0 == 1) {                     Host_dsp = 1; /* keep DSP turned off */                     } else {                     Host_dsp = 0; /* turn on DSP */                     }                 </pre>
GPIO1 output low			Enable GPIO output mode, and output low.

## Control Pins

### RESET

$\overline{\text{RESET}}$  is an asynchronous control signal that restores all TAS3218 components to the default configuration. When a reset occurs, the Digital Audio Processor (DAP) is put into an idle state and the M8051 MCU starts initialization. A reset can be initiated by inputting logic 0 on the reset pin. A reset will also be issued at power up sequencing by the internal 1.8V regulator power sub-system.

#### NOTE:

There is a 1.3-s de-glitch filter on the  $\overline{\text{RESET}}$  pin.

During a power up sequencing process,  $\overline{\text{RESET}}$  should be held low until the DVDD and AVDD power inputs have reached a voltage of 3.0 V.

As long as the  $\overline{\text{RESET}}$  pin is held a logic 0 the device is in the reset state. During this reset state, all I<sup>2</sup>C and Serial Data bus operations are ignored. The I<sup>2</sup>C interface SCL and SDA lines goes HIGH and remain in that state until device initialization has completed.

### Power-Up Sequence

The rising edge of the  $\overline{\text{RESET}}$  pin begins the initialization of housekeeping functions by clearing memory and setting the default register values. After housekeeping initialization is complete, the TAS3218 enables the master I<sup>2</sup>C interface. The TAS3218 then uses the master I<sup>2</sup>C interface to determine if an external memory device is present.

### External Memory Device Present

Using the master I<sup>2</sup>C interface, the TAS3218 will automatically test to see if an external memory device is at address 1010xxx. The value xxx can be chip selects, other information, or dont care depending on the EEPROM selected.

If an external memory device is present and it contains the correct header information along with one or more blocks of program/memory data, the TAS3218 will automatically download the M8051 MCU program RAM, coefficient and/or data RAM from the external EEPROM. This download is considered complete when an end of program header is read by the TAS3218.

The memory block structure of the external memory device is available in [Master I2C Load RAM Block Formats](#).

At this point, the TAS3218 will disable the master I<sup>2</sup>C interface, enable the slave I<sup>2</sup>C interface, and start normal operation. After a successful download, the M8051 MCU program counter will be reset and the downloaded M8051 MCU and DSP application firmware will control execution.

### External Memory Device Not Present

If no external EEPROM is present or if an error occurred during the external memory device read, the TAS3218 will disable the master I<sup>2</sup>C interface, enable the slave I<sup>2</sup>C interface. The default slave configuration will then be loaded from the ROM into the M8051 MCU and DSP. In this default configuration, the TAS3218 will stream audio from input to output if the GPIO1 pin pulled LOW.

#### NOTE:

The master and slave interfaces do not operate simultaneously, thus when one interface is enabled, the other is disabled.

### I<sup>2</sup>C Chip Select

The CS pin on the TAS3218 allows up to two TAS3218 devices to be addressed by the I<sup>2</sup>C bus via an external host controller without the need for external logic. [Table 5](#) and [Table 6](#) list the I<sup>2</sup>C address for each I<sup>2</sup>C interface.

**Table 5.**  
**I<sup>2</sup>C Slave Addressing**

SLAVE ADDRESS	CS
0x68/69	0
0x6A/6B	1

**Table 6.**  
**I<sup>2</sup>C Master Addressing**

SLAVE ADDRESS	CS
0xA0/A1	0
0xA2/A3	1

### GPIO Pins

The TAS3218 has two level-sensitive GPIO pins, GPIO1 and GPIO2, that are firmware programmable. Upon power up or following a  $\overline{\text{RESET}}$ , the GPIO1 pin becomes an input, and has a special function as described in [GPIO1 Pin Function](#).

### **GPIO1 Pin Function**

- After **RESET** or powerup initialization, if no EEPROM is present, a memory error occurs, or SDA and SCL are pulled LOW for 1 ms, then TAS3218 will disable the master I<sup>2</sup>C interface and enable the slave I<sup>2</sup>C interface initialization, to load the slave default configuration.
  - When GPIO1 has been pulled HIGH through a 1020-k resistor the TAS3218 will then initialize in the default configuration with the serial data outputs not active. Once the TAS3218 has completed its default initialization procedure, with the status register updated and the I<sup>2</sup>C slave interface enabled, then the GPIO1 pin will become an output and will be driven LOW. Following the High to Low transition of the GPIO1 pin, the system controller can access the TAS3218 through the I<sup>2</sup>C interface and read the status register to determine the load status.  
If a memory read error occurs the TAS3218 will report the error in the status register.
  - When GPIO1 has been pulled LOW through a 1020-k resistor to permit a simple functional device test, the GPIO1 pin can be pulled low using external logic and a 1020-k resistor. In this case, once the TAS3218 has completed its default test initialization procedure, with the status register updated and the I<sup>2</sup>C slave interface enabled, then the TAS3218 will stream audio from the input SDIN1 to outputs SDOUT1 and SDOUT2.

At this point the GPIO1 pin will become an output and will be driven LOW. If the external logic is no longer driving the GPIO1 pin low after the load has completed (100 ms following a RESET if no EEPROM is present), then the state of the GPIO1 pin can be observed. At this point the system controller can access the TAS3218 through the I<sup>2</sup>C interface and read the status register to determine the load status.

#### **NOTE:**

If the GPIO1 pin state is not observed, the only indication that the device has completed its initialization procedure is that the TAS3218 will stream audio and the I<sup>2</sup>C slave interface has been enabled.

#### **NOTE:**

Some I<sup>2</sup>C masters will hang when they receive a NAC during an I<sup>2</sup>C transaction.

- Once the TAS3218 has been programmed either through a successful boot load or via slave I<sup>2</sup>C download, the operation of GPIO1 can be programmed to be an input or an output.

### **General Purpose I/O Ports (GPIOs)**

In I<sup>2</sup>C slave mode, the GPIO ports can be used as true general-purpose ports. Each port can be individually programmed, via the I<sup>2</sup>C bus, to be either an input or an output port. The default assignment for all GPIO ports, in I<sup>2</sup>C slave mode, is an input port.

When a given GPIO port is programmed as an output port, by setting the appropriate bit in the bit field GPIODIR of subaddress 0x0C to logic 1, the logic level output is set by the logic level programmed into the appropriate bit in bit field GPIO IN OUT. The I<sup>2</sup>C bus then controls the logic output level for those GPIO ports assigned as output ports. When a given GPIO port is programmed as an input port by setting the appropriate bit in bit field GPIODIR to logic 0, the logic input level into the GPIO port is written to the appropriate bit in bit field GPIO IN OUT. The I<sup>2</sup>C bus can then be used to read bit field GPIO IN OUT to determine the logic levels at the input GPIO ports. Whether a given bit in the bit field GPIO IN OUT is a bit to be read via the I<sup>2</sup>C bus or a bit to be written to via the I<sup>2</sup>C bus is strictly determined by the corresponding bit setting in bit field GPIODIR.


In the I<sup>2</sup>C slave mode, the GPIO input ports are read every GPIOMICROCOUNT Micro Clocks, as was the case in the I<sup>2</sup>C master mode. However, parameter GPIO\_samp\_int does not have a role in the I<sup>2</sup>C slave mode. If a GPIO port is assigned as an output port, a logic 0 bit value is supplied by the TAS3218 for this GPIO port in response to a read transaction at subaddress 0x0C.

If the GPIO ports are left in their power turn on default state, they are input ports with a weak pull-up on the input to VDSS.

### Watchdog Timer

There is a hardware watchdog timer in the TAS3218 that can be programmed in the customer application code to monitor the microprocessor activity. If the watchdog timer expires it will generate a reset to the 8051 microprocessor. GPIOMICROCOUNT, in subaddress 0x0C, is used in order to trigger GPIO input/output and the monitoring to the DSP diagnostic count. Because of this, the value selected for GPIOMICROCOUNT must be chosen to provide a good tradeoff of between micro overhead and adequate execution frequency of these processes. The default value for this counter is 0x5820 which corresponds to a period of 1.25 ms.

Figure 18 shows the GPIO register, the GPOI interface, and a typical user application code implementation of the watchdog timer reset.



- A. Determines how many consecutive Logic 0 samples (where each sample is spaced by GPIOMICROCOUNT Micro\_clks) are required to read a Logic 0 on a GPIO input port


**Figure 18. GPIO Ports**

## I<sup>2</sup>C Control Interface

### General I<sup>2</sup>C Transactions

The M8051 microprocessor receives and distributes I<sup>2</sup>C data to the I<sup>2</sup>C bus controllers, and participates in most I<sup>2</sup>C processing tasks requiring multi-frame processing cycles. The master and slave interfaces do not operate simultaneously.

The I<sup>2</sup>C communication protocol for the I<sup>2</sup>C slave mode is shown in Figure 19.



- A. Bits CS1 and CS0 in the TAS3218 slave address are compared to the logic levels on pins CS0 and CS1 for address verification. This provides the ability to address up to four TAS3218 chips on the same I<sup>2</sup>C bus.

**Figure 19. I<sup>2</sup>C Slave Mode Communication Protocol**


The I<sup>2</sup>C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially one bit at a time. The address and data be transferred in byte (8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is HIGH to indicate a start and stop conditions. A HIGH-to-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. The master generate the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then wait for an acknowledge condition. The slave holds SDA LOW during acknowledge clock period to indicate an acknowledgement. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bi-directional bus using a wired-AND connection. An external pull-up resistor must be used for the SDA and SCL signals to set the HIGH level for the bus.

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus.

A read transaction requires that the master device first issue a write transaction to give the TAS3218 the sub address to be used in the read transaction that follows. This sub address assignment write transaction is then followed by the read transaction. For write transactions, the sub address is supplied in the first byte of data written, and this byte is followed by the data to be written. For write transactions, the sub address must always be included in the data written. There cannot be a separate write transaction to supply the sub address, as was required for read transactions. If a subaddress assignment only write transaction is followed by a second write transaction supplying the data, erroneous behavior results. The first byte in the second write transaction is interpreted by the TAS3218 as another sub address replacing the one previously written.

### Multiple Byte Write


A multiple byte data write transfer is identical to a single byte data write transfer except that multiple data bytes are transmitted by the master device to slave as shown in Figure 20. After receiving each data byte, the TAS3218 will respond with an acknowledge bit.



**Figure 20. Multiple Byte Write Transfer**

### Multiple Byte Read

A multiple byte data read transfer is identical to a single byte data read transfer except that multiple data bytes are transmitted by the TAS3218 to the master device as shown in Figure 21. Except for the last data byte, the master device will respond with an acknowledge bit after receiving each data byte.



**Figure 21. Multiple Byte Read Transfer**

### Random I²C Transactions

Supplying a subaddress for each subaddress transaction is referred to as random I²C addressing. For random I²C read commands, the TAS3218 responds with data, a byte at a time, starting at the sub address assigned, as long as the master device continues to respond with acknowledges. If a given sub address does not use all 32 bits, the unused bits are read as logic 0. I²C write commands, however, are treated in accordance with the data assignment for that address space. If a write command is received for a biquad sub address, for example, the TAS3218 expects to see five 32-bit words. If fewer than five data words have been received when a stop command (or another start command) is received, the data received is discarded.

### Sequential I²C Transactions

The TAS3218 supports sequential I²C addressing. For write transactions, if a sub address is issued followed by data for that sub address and the fifteen sub addresses that follow, a sequential I²C write transaction has taken place, and the data for all 16 sub addresses is successfully received by the TAS3218. For I²C sequential write transactions, the sub address then serves as the start address and the amount of data subsequently transmitted, before a stop or start is transmitted, determines how many sub addresses are written to. As was true for random addressing, sequential addressing requires that a complete set of data be transmitted. If only a partial set of data is written to the last sub address, the data for the last sub address is discarded. However, all other data written is accepted; just the incomplete data is discarded.

Sequential read transactions do not have restrictions on outputting only complete sub address data sets.

If the master does not issue enough data received acknowledges to receive all the data for a given sub address, the master device simply does not receive all the data.

If the master device issues more data received acknowledges than required to receive the data for a given sub address, the master device simply receives complete or partial sets of data, depending on how many data received acknowledges are issued from the sub address(es) that follow. I<sup>2</sup>C read transactions, both sequential and random, can impose wait states.

For the standard I<sup>2</sup>C mode (SCL = 100 kHz), worst-case wait state times for an 8-MHz microprocessor clock is on the order of 2 s. Nominal wait state times for the same 8-MHz microprocessor clock is on the order of 1 s. For the fast I<sup>2</sup>C mode (SCL = 400 kHz) and the same 8-MHz microprocessor clock, worst-case wait state times can extend up to 10.5 s in duration. Nominal wait state times for this same case lie in a range from 2 s to 4.6 s. Increasing the microprocessor clock frequency lowers the wait state times and for the standard I<sup>2</sup>C mode, a higher microprocessor clock can totally eliminate the presence of wait states.

For example, increasing the microprocessor clock to 16 MHz results in no wait states. For the fast I<sup>2</sup>C mode, higher microprocessor clocks shortens the wait state times encountered, but does not totally eliminate their presence.

### I<sup>2</sup>C Master Mode Operation

I<sup>2</sup>C master mode operation is enabled following a reset or power on reset.

The TAS3218 uses the master mode to download from EEPROM the memory contents for the following.

- Micro program memory
- Micro extended memory
- DSP program memory
- DSP coefficient memory
- DSP data memory

The TAS3218, when operating as an I<sup>2</sup>C master, can execute a complete download of any internal memory or any section of any internal memory without requiring any wait states.

When the TAS3218 operates as an I<sup>2</sup>C master, it generates a repeated start without an intervening stop command while downloading program and memory DATA from an external EEPROM. When a repeated start is sent to the EEPROM in read mode, the EEPROM enters a sequential read mode to quickly transfer large blocks of data.




Figure 22. Multiple Byte Read Transfer


The TAS3218 will query the bus for an I<sup>2</sup>C EEPROM at an address 1010xxx. The value xxx can be chip selects, other information, or dont cares depending on the EEPROM selected.

The first act of the TAS3218 as master will be to transmit a start condition along with the device address of the I<sup>2</sup>C EEPROM with the read/write bit cleared (0) to indicate a write. The EEPROM acknowledges the address byte, and the TAS3218 send a sub address byte, which the EEPROM will acknowledge. Most EEPROMs have at least 2-byte addresses and will acknowledge as many as are appropriate. At this point, the EEPROM sends a last acknowledge and becomes a slave transmitter. The TAS3218 acknowledges each byte repeatedly to continue reading each data byte that is stored in memory.



The memory load information starts with reading the header and data information that starts at sub-address 0 of the EEPROM. This information must be stored in a sequential memory addresses with no intervening gaps. The Data block is contiguous blocks of data that immediately follow the headers locations. The TAS3218 memory data can be stored and loaded in (almost) any order. Additionally this addressing scheme permits portions of the TAS3218 internal memories to be loaded.

I2C EEPROM Memory Map

**Figure 23. EEPROM Address Map**

The TAS3218 will sequentially read EEPROM memory and load its internal memory unless it does not find a valid memory header block, is not able to read the next memory location because the end of memory was reached, detects a check sum error, or reads a end of program header block. When it encounters a valid header or read error, the TAS3218 will attempt to read the header or memory location three times before it determines that it has an error. If the TAS3218 encounters a Check Sum error it will attempt to re-read the entire block of memory two more times before it determines that it has an error.

**NOTE:**

Once the micro program memory has been loaded, it can not be reloaded until the TAS3218 has been RESET.

If an error is encountered TAS3218 terminates its memory load operation, loads the default configuration for both the M8051 MCU and DSP from the embedded ROM, and disables further master I<sup>2</sup>C bus operations.

If an end of program data block is read, the TAS3218 has completed the initial program load.

The I<sup>2</sup>C master mode utilizes the starting and ending I<sup>2</sup>C check sums to verify a proper EEPROM download. The first 16-bit data word received from the EEPROM is the I<sup>2</sup>C check sum at sub address 0x00, is stored and compared against the 16-bit data word received for last subaddress, the ending I<sup>2</sup>C check sum and the check sum that is computed during the download. These three values must be equal. If the read and computed values do not match, the TAS3218 sets the memory read error bits in the Status register and repeats the download from the EEPROM two more times. If the comparison check again fails the third time, the TAS3218 sets the micro program to the default value.

**NOTE:**

When acting as an I<sup>2</sup>C master, the data rate transfer is fixed at 375 kHz.



## I<sup>2</sup>C Slave Mode Operation

The I<sup>2</sup>C slave mode is the mode that is used to change configuration parameters during operation and perform program and coefficient downloads from a master device. The latter can be used to replace the I<sup>2</sup>C master mode EEPROM download.

The TAS3218 uses the slave mode to load the memory contents for the:

- Micro program memory
- Micro extended memory
- DSP program memory
- DSP coefficient memory
- DSP data memory
- Update coefficient and other control values
- Read status flags

The TAS3218 support both random and sequential I<sup>2</sup>C transactions. The TAS3218 I<sup>2</sup>C slave address is 011010X, where the first 6 bits are the TAS3218 device address and the final 1 bit is set by the TAS3218 internal microprocessor at power-up. The internal microprocessor derives the last bit from an external pin (pin CS) which is pulled up or down to create two unique addresses for control of multiple-TAS3218 part applications. The pulldown resistance of CS creates a default 00 address when no connection is made to the pin.

The TAS3218 I<sup>2</sup>C block does respond to the broadcast address (00h).

### NOTE:

When acting as an I<sup>2</sup>C slave, data rate transfer is determined by the master device on the bus. However, the setting of I<sup>2</sup>C parameter N at sub-address 0x01 does play a role in setting the maximum possible data transfer rate. In the I<sup>2</sup>C slave mode, bit rates other than (and including) the I<sup>2</sup>C-specific 100 Kbps and 400 Kbps bit rates can be obtained, but N must always be set so that the over-sample clock into the I<sup>2</sup>C master and slave controllers is at least a factor of 20 higher in frequency than SCL.

N = 0 is a special case. When N = 0, a mode is enabled that detects I<sup>2</sup>C frames and enables the TAS3218 I<sup>2</sup>C interface to reset and continue operation after receiving an invalid I<sup>2</sup>C frame.

**Table 7.  
I<sup>2</sup>C Slave Addresses**

SLAVE ADDRESS	CS
0x68/69	0
0x6A/6B	1

**Table 8.  
I<sup>2</sup>C Master Addresses**

SLAVE ADDRESS	CS
0xA0/A1	0
0xA2/A3	1

## Digital Signal Processor (DSP) Arithmetic Unit

### Overview

The arithmetic processor is a fixed-point computational engine consisting of an arithmetic unit and data and coefficient memory blocks. The primary features are:

- Two pipe parallel processing architecture
  - 48-bit datapath with 76-bit accumulator
  - Hardware single cycle multiplier (28 48)
  - Three 48-bit general purpose data registers
  - One 28 bit coefficient register
  - 48-bit adder
  - 28-bit adder
  - Shift right, shift left
  - Bi-modal clip
  - Log2/Alog2
  - Magnitude truncation
- Read/read/write single-cycle memory access
- Data input is 48-bit 2s complement multiplexed in from SAP immediately following FSYNC pulse
- Data output is four 32-bit 2s complement busses
- Separate control for writing to delay memory
- Separate coefficient memory (28-bit) and data memory (48-bit)
- Linear Feedback Shift Register (LFSR) in the instruction register doubles as a random number generator in normal operating mode
- Coefficient RAM, Data RAM, LFSR seed, Program counter, and memory pointers are all mapped into the same memory space for convenient addressing by the micro
- Memory interface block contains four pointers, two for data memory and two for coefficient memory

### Data Format

[Figure 24](#) shows the data word structure of the arithmetic unit. Eight bits of overhead or guard bits are provided at the upper end of the 48-bit word, and 16 bits of computational precision or noise bits are provided at the lower end of the 48-bit word. The incoming digital audio words are all positioned with the most significant bit abutting the 8-bit overhead/guard boundary. The sign bit in bit 39 indicates that all incoming audio samples are treated as signed data samples.

The arithmetic engine is a 48-bit (25.23 format) processor consisting of a general-purpose 76-bit arithmetic logic unit and function-specific arithmetic blocks. Multiply operations (excluding the function-specific arithmetic blocks) always involve 48-bit words and 28-bit coefficients (usually I<sup>2</sup>C programmable coefficients). If a group of products are to be added together, the 76-bit product of each multiplication is applied to a 76-bit adder, where a DSP-like multiply-accumulate (MAC) operation takes place. Biquad filter computations use the MAC operation to maintain precision in the intermediate computational stages.

To maximize the linear range of the 76-bit ALU, saturation logic is not used. In MAC computations, intermediate overflows are permitted, and it is assumed that subsequent terms in the computation flow will correct the overflow condition.

The memory banks include a dual port data RAM for storing intermediate results, a coefficient RAM, and a fixed program ROM. Only the coefficient RAM, assessable via the I<sup>2</sup>C bus, is available to the user.




Figure 24. Arithmetic Unit Data Word Structure

8-Bit ALU Operation  
(without saturation)

	10110111	(-73)		-73
	+	11001101	(-51)	+ -51
		10000100	(-124)	-124
	+	11010011	(-45)	+ -45
Rollover →	01010111	(57)		-169
	+	00111011	(59)	+ 59
		10010010	(-110)	-110

Figure 25. DSP ALU Operation with Intermediate Overflow

DAP Data Path Data Representation




Figure 26. DSP Data Path Data Representation




Figure 27. DSP Data Path Architecture





Figure 28. DSP Output Register Configuration



A. Memory size K = 1024

Figure 29. DSP, MCU, and Memory Interfaces

**Delay Memory**

The Delay Memory Interface (DMIF) is the interface block between the DSP core and the delay memory. The DMIF blocks primary purpose is to keep track of twenty four sets of delay memory pointers that are initially set up by the micro controller through an I<sup>2</sup>C command(s). Eight of the pointers are used to write/retrieve 48-bit data (full-precision intermediate) and the other sixteen for 24-bit data (post quantized). Thus to support 48-bit word reverb delay, two RAM locations must be used.

The key features of the delay memory are

- 17408 24 delay memory locations
- Twenty four separately addressable pointers
- Programmable start/stop address on each pointer
- Pointers capable of accessing 24-bit or 48-bit words
- Single port access (one pointer access per access cycle)
- Access cycle < 4 DSP clocks
- Self clearing INIT pin used to clear all memory to zero
- Fully synchronous
- DP1DP15: sixteen 24-bit pointers
- RP1RP8: eight 48-bit (full precision) pointers

Since all of the pointers are contiguous, it is only necessary to write the address END point. For example, if DP1 is to be a three-sample delay, the register DP1 should be set to 0x003. If RP1 is to be a 3 sample delay, the register RP1 should be set to the value of DP15 + 6. All of the DP1-16 and RP1-8 registers must be set to a minimum of a one sample delay (one or two words).

DP1 Start address is defined as 000x0

DP2 Start address is equal to DP1 end address + 1 ...

RP1 Start address is equal to DP16 end address + 1 ...

RP8 Start address is equal to RP7 end address + 2

Since the start/stop address for each pointer is programmable anywhere in the delay RAMs address space, the delay for any one channel can be anywhere in the delay RAM. There is, however, no address space collision avoidance logic to separate the pointers. The user (or micro) must take care to avoid overlapping the address spacing of each pointer.

Pointer register address endpoint registers DP1-DP16 and RP 1-RP8 are typically written only during the initialization (fast load) mode of the device. Writing to these registers while the TAS3218 DSP core is accessing the pointers may cause the pointers to cross the address space of another pointer.

To write to the delay RAM, the TAS3218 DSP core controller must present the data to be written on the PT\_DATA bus (LS bit always in bit zero of the bus), select the pointer to be accessed by driving the PT\_SEL pins, and assert the PT\_WZ pin for a minimum of four clocks. The pointer will not increment until a write has been performed and the PT\_WZ pin has been de-asserted.

To perform a read, the PT\_OUT bus may be read four clocks after PT\_SEL is driven.

### DSP Instruction Word


TAS3218 has a 55-bit instruction word. Each instruction has five independent operations, which can load two operands from data memory and coefficient memory, store the result into data or coefficient memory and perform two parallel arithmetic operations.

55-BIT INSTRUCTION								
Ext	ALU First Stage	ALU Second Stage	Data Memory Load		Coefficient Memory Load		Memory Store	
0	P1OP	P2OP	MOP1	AD1	MOP2	AD2	MOP3	AD3
54	53–49	48–42	41–37	36–27	26–24	23–14	13–10	9–0

**Figure 30. Instruction Word**


The TAS3218 instruction set is a superset of the TAS3218 instruction set, extending the DSP processing capabilities for improved efficiency of FIR operations as well as extending the addressable memory space. The Ext instruction bit (bit 54) has been added to extend the internal memory address space by 1 bit, increasing the memory space from 1K to 2K words.

The superset instruction word maintains backward compatibility with the 54-bit instruction word of the TAS3218 device, since the 54 bit instruction word required dummy storage of 2 bits in the EEPROM.



**Figure 31. Instruction Word**

As shown in Figure 32 the extension bit designates an offset of 1K to all three addresses in the instruction word. However, it should be noted that both data and coefficient memory addresses above the 1K boundary are reserved for housekeeping processing tasks. Any attempt to write to these addresses may corrupt the audio output.



**Figure 32. Instruction Word Extension Field**

**DSP Instruction Set**

Please see the TAS3xxx Programmers Guide for detailed information regarding programming of this device.



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

		MIN	MAX	UNIT
DVDD	Supply voltage range	0.5	3.8	V
AVDD	Supply voltage range	0.5	3.8	V
V <sub>I</sub>	Input voltage range	3.3-V TTL	V <sub>DD</sub> + 0.5	V
		3.3-V Analog	AV <sub>DD</sub> + 0.5	
		1.8-V LVCMOS	AV <sub>DD</sub> <sup>(2)</sup> + 0.5	
V <sub>O</sub>	Output voltage range	3.3-V TTL	V <sub>DD</sub> + 0.5	V
		3.3-V Analog	AV <sub>DD</sub> + 0.5	
		1.8-V LVCMOS	DV <sub>DD</sub> <sup>(3)</sup> + 0.5	
			AV <sub>DD</sub> <sup>(4)</sup> + 0.5	
I <sub>IK</sub>	Input clamp current (V <sub>I</sub> < 0 or V <sub>I</sub> > DV <sub>DD</sub> )		20	mA
I <sub>OK</sub>	Output clamp current (V <sub>O</sub> < 0 or V <sub>O</sub> > DV <sub>DD</sub> )		20	mA
T <sub>stg</sub>	Storage temperature range	65	150	C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds		260	C

- Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- AV<sub>DD</sub> is an internal 1.8-V supply derived from a regulator in the TAS3218 chip. Pin XTAL1 is the only TAS3218 input that is referenced to this 1.8-V logic supply. The absolute maximum rating listed is for reference; only a crystal should be connected to XTAL1.
- DV<sub>DD</sub> is an internal 1.8-V supply derived from regulators in the TAS3218 chip. DV<sub>DD</sub> is routed to DV<sub>DD</sub>\_BYPASS\_CAP to provide access to external filter capacitors, but should not be used to source power to external devices.
- Pin XTAL0 is the only TAS3218 output that is derived from the internal 1.8-V logic supply AV<sub>DD</sub>. The absolute maximum rating listed is for reference; only a crystal should be connected to XTAL0. AV<sub>DD</sub> is also routed to AV<sub>DD</sub>\_BYPASS\_CAP to provide access to external filter capacitors, but should not be used to source power to external devices.

**PACKAGE DISSIPATION RATINGS<sup>(1)(2)</sup>**

PACKAGE	T <sub>A</sub> 25C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25C	T <sub>A</sub> = 70C POWER RATING
TQFP PZP	2.78 W	28.7C/W	1.22 W

- High-K Board, 105C junction
- Refer to *PowerPAD™ Thermally Enhanced Package Application Report* (literature number [SLMA002](#)).

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER		MEASUREMENT	MIN	NOM	MAX	UNIT
DVDD	Digital supply voltage		3	3.3	3.6	V
AVDD	Analog supply voltage	3.3-V Analog	3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	3.3-V TTL	2			V
		1.8-V LVCMOS (XTL_IN)	1.26		1.95	
V <sub>IL</sub>	Low-level input voltage	3.3-V TTL			0.8	V
		1.8-V LVCMOS (XTL_IN)			0.54	
T <sub>A</sub>	Operating ambient air temperature range (guarantying parametric)		20	25	70	C
T <sub>J</sub>	Operating junction temperature range		20		105	C

### AUDIO SPECIFICATIONS CHANNEL, INPUT TO OUTPUT

$T_A = 25^\circ\text{C}$ ,  $AVDD = 3.3\text{ V}$ ,  $DVDD = 3.3\text{ V}$ ,  $F_s$  (audio) = 48 kHz, Clock source from XTALI, AES17 filter, second order 30 kHz low pass filter (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Overall dynamic range	A-in ADC DSP DAC Lineout	A: WTD	87	92		dB
	A-in MUX Lineout	A-WTD	95	98		

### AUDIO SPECIFICATIONS DIGITAL FILTERS

$T_A = 25^\circ\text{C}$ ,  $AVDD = 3.3\text{ V}$ ,  $DVDD = 3.3\text{ V}$ ,  $F_s$  (audio) = 48 kHz, Clock source from XTALI, AES17 filter, second order 30 kHz low pass filter (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
<b>ADC Decimation Filter, <math>F_s = 48\text{ kHz}</math></b>				
Filter gain from 0 to 0.39 $F_s$		0.1		dB
Filter gain at 0.4125 $F_s$		0.25		dB
Filter gain at 0.45 $F_s$		3		dB
Filter gain at 0.5 $F_s$		17.5		dB
Filter gain from 0.55 $F_s$ to 64 $F_s$		75		dB
Filter group delay		17/ $F_s$		s
<b>DAC Interpolation Filter, <math>F_s = 48\text{ kHz}</math></b>				
Pass band	20		0.45 $F_s$	Hz
Pass band ripple		0.06		dB
Transition band	0.45 $F_s$		0.5501 $F_s$	Hz
Stop band	0.5501 $F_s$		7.455 $F_s$	kHz
Stop band attenuation		65		dB
Filter group delay		21/ $F_s$		s

**ELECTRICAL SPECIFICATIONS ANALOG SECTIONS<sup>(1)</sup>**

$T_A = 25^\circ\text{C}$ ,  $AVDD = 3.3\text{ V}$ ,  $DVDD = 3.3\text{ V}$ ,  $F_s$  (audio) = 48 kHz, Clock source from XTALI, AES17 filter, second order 30-kHz low-pass filter (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Stereo MUX Input/ADC Channel</b>	1-kHz sine wave input				
Full scale input voltage (0 dB)			1	1.15	Vrms
Input common mode voltage	over recommended operating conditions	1.43	1.5	1.57	V
DNR	60-dB full-scale input applied at Line inputs, A-weighted	90	93		dBA
THD + N	1-kHz, 4-dB full-scale input	75	80		dB
PSRR	1 kHz, 100 mVpp on AVDD	51	57		dB
Channel separation	1 kHz	80	90		dB
Input resistance		14.6	18.33	22	k
Input capacitance			10		pF
<b>DAC Channel/DAC Output</b>	1-kHz sine wave input, load = 10 k, 10 pF				
Full scale output voltage (0 dB)		0.81	0.9		Vrms
Gain error		10		10	%
Output common mode	over recommended operating conditions	1.43	1.5	1.57	V
DNR	60-dB full-scale input applied at Line inputs, A-weighted	95	97		dBA
THD + N	1-dBFS input, 0 dB gain	80	90		dB
PSRR	1 kHz, 100 mVpp on AVDD, $V_{\text{GND}}$ powered down	50	56		dB
Load capacitance					pF
Load resistance		10			k
Channel separation		81	84		dB
<b>DAC Channel/ Headphone Output</b>	1-kHz sine wave input, Load = 16 $\Omega$ , external series resistance = 16 $\Omega$ , coupling capacitance = 47 pF				
Full scale output voltage (0 dB)		0.72	0.9		Vrms
DNR	60-dB full-scale input applied at Line inputs, A-weighted	80	90		dBA
THD + N	0-dBFS input, 0-dB gain	50	60		dB
PSRR	1 kHz, 100 mVpp on AVDD, $V_{\text{GND}}$ powered down	48	54		dB
Maximum output power <sup>(2)</sup>			24		mW
Load capacitance				100	pF
Load resistance		16			
Channel separation		70	80		dB

(1) When the TAS3218 is operated in slave mode, the internal analog clocks for ADC and DAC are derived from external MCLKIN input. In this case, the analog performance will depend on MCLKIN quality (i.e., jitter, phase noise, etc.).

(2) 16-  $\Omega$  series resistor required in L and R headphone outputs for short-circuit protection.

**ELECTRICAL SPECIFICATIONS ANALOG SECTIONS (continued)**

$T_A = 25^\circ\text{C}$ ,  $AVDD = 3.3\text{ V}$ ,  $DVDD = 3.3\text{ V}$ ,  $F_s$  (audio) = 48 kHz, Clock source from XTALI, AES17 filter, second order 30-kHz low-pass filter (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DAC Channel/Headphone Output</b>	1-kHz sine wave input, load = 10 k, 10 pF				
Full scale output voltage (0 dB)		0.81	0.9		Vrms
DNR	60-dB full-scale input applied at Line inputs, A-weighted	80	90		dBA
THD + N	0-dBFS input, 0 dB gain	70	82		dB
PSRR	1 kHz, 100 mVpp on AVDD, $V_{GND}$ powered down	48	54		dB
Channel separation		70	80		dB
<b>Analog Mux in Bypass Mode</b>	1-kHz sine wave input, load = 10 k, 10 pF				
Mux switching noise	LINEIN inputs floating	20		20	mV
Full scale input voltage (0 dB)			1	1.15	Vrms
Input common mode voltage		1.43	1.5	1.57	V
Load capacitance				20	pF
Load resistance		10			k
Channel separation	Between Lch and Rch		80		dB
	Between each line input		80		dB
Full scale output voltage (0 dB)		0.9	1	1.1	Vrms

## ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OH</sub>	High-level output voltage,	3.3-V TTL	I <sub>OH</sub> = 4 mA			2.4	V
		1.8-V LVCMOS (XTL_OUT)	I <sub>OH</sub> = 0.55 mA			1.44	
V <sub>OL</sub>	Low-level output voltage	3.3-V TTL	I <sub>OL</sub> = 4 mA			0.5	V
		1.8-V LVCMOS (XTL_OUT)	I <sub>OL</sub> = 0.75 mA			0.396	
I <sub>OZ</sub>	High-impedance output current,	3.3-V TTL				20	A
I <sub>IL</sub>	Low-level input current <sup>(1)</sup>	1.8-V LVCMOS (XTL_IN)	V <sub>I</sub> = V <sub>IL</sub>			1	A
		3.3-V TTL				1	
I <sub>IH</sub>	High-level input current <sup>(2)</sup>	1.8-V LVCMOS (XTL_IN)	V <sub>I</sub> = V <sub>IH</sub>			1	A
		3.3-V TTL				1	
I <sub>DVDD</sub>	Digital supply current		DSP clock = 135 MHz, LRCLKIN/LRCLKOUT = 48 KHz, XTALI = 24.288 MHz			200	mA
I <sub>AVDD</sub>	Analog supply current		DSP clock = 135 MHz, LRCLKIN/LRCLKOUT = 48 KHz, XTALI = 24.288 MHz			28	mA
I <sub>DVDD</sub>	Digital supply current		RESET = LOW			0.1	mA
I <sub>AVDD</sub>	Analog supply current		RESET = LOW			5	mA

(1) Value given is for those input pins that connect to an internal pullup resistor as well as an input buffer. For inputs that have a pulldown resistor or no resistor, I<sub>IL</sub> is 1 A.

(2) Value given is for those input pins that connect to an internal pulldown resistor as well as an input buffer. For inputs that have a pullup resistor or no resistor, I<sub>IH</sub> is 1 A.

## MASTER CLOCK SIGNALS

 over recommended operating conditions, see [Figure 33](#)

PARAMETER		MIN	TYP	MAX	UNIT
f <sub>XTALI</sub>	XTALI frequency (1/ t <sub>cyc1</sub> ) <sup>(1)</sup>		24.576 (512 Fs)		MHz
t <sub>cyc1</sub>	XTALI cycle time <sup>(2)</sup>		1/(512 Fs)		ns
f <sub>MCLKIN</sub>	MCLKIN frequency (1/ t <sub>cyc2</sub> )		256 Fs		MHz
t <sub>wMCLKIN</sub>	MCLKIN pulse duration <sup>(3)</sup>	0.4 t <sub>cyc2</sub>		0.6 t <sub>cyc2</sub>	ns
f <sub>MCLKOUT</sub>	MCLKOUT frequency(1/ t <sub>cyc3</sub> )		256 Fs		MHz
t <sub>rMCLKOUT</sub>	MCLKOUT rise time	C <sub>L</sub> = 30 pF		10	ns
t <sub>fMCLKOUT</sub>	MCLKOUT fall time	C <sub>L</sub> = 30 pF		10	ns
t <sub>wMCLKOUT</sub>	MCLKOUT pulse duration <sup>(4)</sup>	0.4 t <sub>cyc3</sub>		0.6 t <sub>cyc3</sub>	ns
	MCLKOUT jitter	XTALI master clock source	80		ps
t <sub>dMIMO</sub>	Delay time, MCLKIN rising edge to MCLKOUT rising edge <sup>(5)</sup>	MCLKOUT = MCLKIN		17	ns

(1) Frequency tolerance is 100 ppm (or better) at 25C.

(2) t<sub>cyc1</sub> = 1/ f<sub>XTALI</sub>

(3) t<sub>cyc2</sub> = 1/ f<sub>MCLKIN</sub>

(4) t<sub>cyc3</sub> = 1/ f<sub>MCLKOUT</sub>

(5) When MCLKOUT is derived from MCLKIN, MCLKOUT jitter = MCLKIN jitter. MCLKOUT has the same duty cycle as MCLKIN when MCLKOUT = MCLKIN.

## RESET TIMING WITH RESPECT TO DVDD POWER GOOD

See [Figure 34](#)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{pgw(L)}$	Minimum pulse duration, $\overline{\text{RESET}}$ low following DVDD = 3.3 V	100			ms

## RESET TIMING

control signal parameters over recommended operating conditions (unless otherwise noted), see [Figure 35](#)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{rDMSTATE}$	Time to outputs inactive		100		s
$t_{wRESET}$	Pulse duration, $\overline{\text{RESET}}$ active	200			ns
$t_{rEMSTATE}$	Time to enable I <sup>2</sup> C		<50		ms

## SERIAL AUDIO PORT SLAVE MODE SIGNALS

over recommended operating conditions (unless otherwise noted), see [Figure 36](#)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{LRCLK}$	Frequency, LRCLKIN (FS)		32		48	kHz
$t_{wSCLKIN}$	Pulse duration, SCLKIN high <sup>(1)</sup>		0.4 $t_{cyc}$		0.6 $t_{cyc}$	ns
$f_{SCLKIN}$	Frequency, SCLKIN			64 Fs		MHz
$t_{cyc}$	Cycle time, SCLKIN <sup>(1)</sup>				1/64 Fs	ns
$t_{pd1}$	Propagation delay, SCLKIN falling edge to SDOOUT				16	ns
$t_{su1}$	Setup time, LRCLK to SCLKIN rising edge		10			ns
$t_{h1}$	Hold time, LRCLK from SCLKIN rising edge		5			ns
$t_{su2}$	Setup time, SDIN to SCLKIN rising edge		10			ns
$t_{h2}$	Hold time, SDIN from SCLKIN rising edge		5			ns
$t_{pd2}$	Propagation delay, SCLKIN falling edge to SCLKOUT falling edge	SCLKOUT = SCLKIN			15	ns

(1)  $t_{cyc} = 1 / f_{SCLKIN}$

## SERIAL AUDIO PORT MASTER MODE SIGNALS

over recommended operating conditions (unless otherwise noted), see [Figure 37](#)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{LRCLK}$	Frequency LRCLKOUT			48		kHz
$t_{rLRCLK}$	Rise time, LRCLKOUT	$C_L = 30$ pF			12	ns
$t_{fLRCLK}$	Fall time, LRCLKOUT	$C_L = 30$ pF			12	ns
$f_{SCLKOUT}$	Frequency, SCLKOUT <sup>(1)</sup>			64 Fs		MHz
$t_{rSCLKOUT}$	Rise time, SCLKOUT	$C_L = 30$ pF			12	ns
$t_{fSCLKOUT}$	Fall time, SCLKOUT	$C_L = 30$ pF			12	ns
$t_{pd1}$	Propagation delay, SCLKOUT falling edge to LRCLKOUT edge				5	ns
$t_{pd2}$	Propagation delay, SCLKOUT falling edge to SDOOUT12				5	ns
$t_{su}$	Setup time, SDIN to SCLKOUT rising edge		25			ns
$t_h$	Hold time, SDIN from SCLKOUT rising edge		30			ns

(1) Typical duty cycle is 50/50.

**SPDIF INTERFACE SIGNALS TIMING CHARACTERISTICS**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
F <sub>s</sub>	Encoded data sampling rate		32		48	kHz
R <sub>spdif</sub>	SPDIF signal bitrate			128 F <sub>s</sub>		MHz
UI	Unit interval			1/R <sub>spdif</sub>		ns
T <sub>LO</sub> /T <sub>HI</sub>	Low/high periods		1 UI		3 UI	ns
V <sub>OH</sub>	High-level output voltage	3.3-V TTL, I <sub>OH</sub> = 4 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	3.3-V TTL, I <sub>OL</sub> = 4 mA			0.5	V

**I<sup>2</sup>C INTERFACE AND I/O CHARACTERISTICS OF THE SDA AND SCL BUS LINES FOR STANDARD- AND FAST-MODE I<sup>2</sup>C BUS DEVICES**

 See [Figure 38](#)

PARAMETER		STANDARD MODE		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400 <sup>(1)</sup>	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4		0.6		s
t <sub>LOW</sub>	LOW period of the SCL clock	4.7		1.3		s
t <sub>HIGH</sub>	HIGH period of the SCL clock	4		0.6		s
t <sub>su;STA</sub>	Set-up time for a repeated START condition	4.7		0.6		s
t <sub>su;DAT</sub>	Data set-up time	250		100 <sup>(2)</sup>		ns
t <sub>r</sub>	Rise time of both SDA and SCL signals		1000	20 + 0.1 C <sub>b</sub> <sup>(3)</sup>	300	ns
t <sub>f</sub>	Fall time of both SDA and SCL signals		300	20 + 0.1 C <sub>b</sub> <sup>(3)</sup>	300	ns
t <sub>su;STO</sub>	Set-up time for STOP condition	4		0.6		s
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7		1.3		s
C <sub>b</sub>	Capacitive load for each bus line		400		400	pF
V <sub>nL</sub>	Noise margin at the LOW level for each connected device (including hysteresis)	0.1 V <sub>DD</sub>		0.1 V <sub>DD</sub>		V
V <sub>nH</sub>	Noise margin at the HIGH level for each connected device (including hysteresis)	0.2 V <sub>DD</sub>		0.2 V <sub>DD</sub>		V
V <sub>hys</sub>	Hysteresis of Schmitt trigger inputs			0.05 V <sub>DD</sub>		V
t <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter			0	50	ns
I <sub>i</sub>	Input current each I/O pin with an input voltage between 0.1 V <sub>DD</sub> and 0.9 V <sub>DD</sub> max	10	10	10 <sup>(4)</sup>	10 <sup>(4)</sup>	A
C <sub>i</sub>	Capacitance for each I/O pin		10		10	pF
t <sub>of</sub>	Output fall time from V <sub>IH</sub> min to V <sub>IL</sub> max with a bus capacitance from 10 pF to 400 pF		250 <sup>(5)</sup>	7 + 0.1 C <sub>b</sub> <sup>(3)</sup>	250 <sup>(5)</sup>	ns

(1) In Master mode the maximum I<sup>2</sup>C clock rate is 375 kHz.

(2) A Fast-mode I<sup>2</sup>C bus device can be used in a Standard-mode I<sup>2</sup>C bus system, but the requirement t<sub>su;DAT</sub> 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

(3) C<sub>b</sub> = total capacitance of one bus line in pF.

(4) I/O pins of Fast-mode devices must not obstruct the SDA and SCL lines if V<sub>DD</sub> is switched off.

(5) The maximum t<sub>r</sub> for the SDA and SCL bus lines (300 ns) is longer than the specified maximum t<sub>of</sub> for the output stages (250 ns). This allows series protection resistors (R<sub>s</sub>) to be connected between the SDA/SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>r</sub>.

PARAMETER MEASUREMENT INFORMATION

Waveforms




Figure 33. Master Clock Signals Timing Waveforms




Figure 34. Reset Timing During Power-On




Figure 35. Reset Timing



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 36. Serial Audio Port Slave Mode Timing Waveforms




Figure 37. Serial Audio Port Master Mode Timing Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 38. I<sup>2</sup>C SCL and SDA Timing Waveforms

Master I<sup>2</sup>C Load RAM Block Formats

This section describes the format of the data that is stored in an external memory device and downloaded to the TAS3218 via the master I<sup>2</sup>C bus.

Master I<sup>2</sup>C Memory Block Header

Table 9. 1 Memory Block Header

STARTING BYTE	DATA BLOCK FORMAT	SIZE	NOTES
0	Checksum most significant byte (MSB)	2 byte	Checksum of byte 2 through N + 12
	Checksum least significant byte (LSB)		
2	Header ID byte 1 = 0x00	2 byte	Must be 0x001F
	Header ID byte 2 = 0x1F		
4	Memory to be loaded	1 byte	0x00: micro program RAM or termination header 0x01: micro external data RAM 0x02: DSP program RAM 0x03 : DSP coefficient RAM 0x04: DSP data RAM 0x050x0F: reserved
5	0x00	1 byte	Unused
6	Start memory address MSB	2 byte	If this is a termination header, this value is 0000
	Start memory address LSB		
8	Total number of byte transferred MSB	2 byte	Header size (12) + data byte + last checksum byte. If this is a termination header, this value is 0000
	Total number of byte transferred LSB		
10	0x00	1 byte	Unused
11	0x00	1 byte	Unused

**Master I<sup>2</sup>C Download Memory Block Structure**
**Table 10. 1 M8051 MCU Program RAM and External Data RAM Block Structure**

STARTING BYTE	DATA BLOCK FORMAT	SIZE	VALUE	NOTES
0	Checksum MSB	2 byte		Checksum of byte 2 through N + 12
	Checksum LSB			
2	Header ID byte 1	2 byte	0x00	Must be 0x001F
	Header ID byte 2		0x1F	
4	Memory to be loaded	1 byte	0x00 or 0x01	Micro program RAM or micro external data RAM
5	0x00	1 byte	0x00	Unused
6	Start memory address MSB	2 byte		If this is a termination header, this value is 0000
	Start memory address LSB			
8	Total number of byte transferred MSB	2 byte		Header (12) + data (N) + checksum (4)
	Total number of byte transferred LSB			
10	0x00	1 byte	0x00	Unused
11	0x00	1 byte	0x00	Unused
12	Data byte 1 (LSB)	4 byte		14 microprocessor byte
	Data byte 2			
	Data byte 3			
	Data byte 4 (MSB)			
16	Data byte 5 (LSB)	4 byte		58 microprocessor byte
	Data byte 6			
	Data byte 7			
	Data byte 8 (MSB)			
N + 12	0x00	4 byte		Repeated checksum byte 2 through N + 11
	0x00			
	Checksum MSB			
	Checksum LSB			

**Table 11. DSP Program RAM Block Structure**

STARTING BYTE	DATA BLOCK FORMAT	SIZE	VALUE	NOTES
0	Checksum MSB	2 byte		Checksum of byte 2 through N + 12
	Checksum LSB			
2	Header ID byte 1	2 byte	0x00	Must be 0x001F
	Header ID byte 2		0x1F	
4	Memory to be loaded	1 byte	0x02	Micro program RAM or micro external data RAM
5	0x00	1 byte	0x00	Unused
6	Start memory address MSB	2 byte		If this is a termination header, this value is 0000
	Start memory address LSB			
8	Total number of byte transferred MSB	2 byte		Header (12) + data (N) + checksum (4)
	Total number of byte transferred LSB			
10	0x00	1 byte	0x00	Unused
11	0x00	1 byte	0x00	Unused
12	Program byte 1 (LSB)	7 byte		Program word 1 D7D0
	Program byte 2			D15D8
	Program byte 3			D23D16
	Program byte 4			D31D24
	Program byte 5			D39D32
	Program byte 6			D47D40
	Program byte 7 (MSB)			D55D48
19	Program byte 8 (LSB)	7 byte		Program word 2
	Program byte 9			
	Program byte 10			
	Program byte 11			
	Program byte 12			
	Program byte 13			
	Program byte 14 (MSB)			
N + 12	0x00	7 byte		Repeated checksum byte 2 through N + 11
	0x00			
	0x00			
	0x00			
	0x00			
	Checksum MSB			
	Checksum LSB			

**Table 12. DSP Coefficient RAM Block Structure**

STARTING BYTE	DATA BLOCK FORMAT	SIZE	VALUE	NOTES
0	Checksum MSB	2 byte		Checksum of byte 2 through N + 12
	Checksum LSB			
2	Header ID byte 1	2 byte	0x00	Must be 0x001F
	Header ID byte 2		0x1F	
4	Memory to be loaded	1 byte	0x03	Micro program RAM or micro external data RAM
5	0x00	1 byte	0x00	Unused
6	Start memory address MSB	2 byte		If this is a termination header, this value is 0000
	Start memory address LSB			
8	Total number of byte transferred MSB	2 byte		Header (12) + data (N) + checksum (4)
	Total number of byte transferred LSB			
10	0x00	1 byte	0x00	Unused
11	0x00	1 byte	0x00	Unused
12	Data byte 1 (LSB)	4 byte		Coefficient word 1 D7D0
	Data byte 2			D15D8
	Data byte 3			D23D16
	Data byte 4 (MSB)			D31D24
16	Data byte 5 (LSB)	4 byte		Coefficient word 2
	Data byte 6			
	Data byte 7			
	Data byte 8 (MSB)			
N + 12	0x00	4 byte		Repeated checksum byte 2 through N + 11
	0x00			
	Checksum MSB			
	Checksum LSB			

**Table 13. DSP Data RAM Block Structure**

STARTING BYTE	DATA BLOCK FORMAT	SIZE	VALUE	NOTES
0	Checksum MSB	2 byte		Checksum of byte 2 through N + 12
	Checksum LSB			
2	Header ID byte 1	2 byte	0x00	Must be 0x001F
	Header ID byte 2		0x1F	
4	Memory to be loaded	1 byte	0x04	Micro program RAM or micro external data RAM
5	0x00	1 byte	0x00	Unused
6	Start memory address MSB	2 byte		If this is a termination header, this value is 0000
	Start memory address LSB			
8	Total number of byte transferred MSB	2 byte		Header (12) + data (N) + checksum (4)
	Total number of byte transferred LSB			
10	0x00	1 byte	0x00	Unused
11	0x00	1 byte	0x00	Unused
12	Data byte 1 (LSB)	6 byte		Data word 1 D7D0
	Data byte 2			D15D8
	Data byte 3			D23D16
	Data byte 4 (MSB)			D31D24
	Data byte 5			D39D32
	Data byte 6 (MSB)			D47D40
18	Data byte 7 (LSB)	6 byte		Data word 2
	Data byte 8			
	Data byte 9			
	Data byte 10			
	Data byte 11			
	Data byte 12 (MSB)			
N + 12	0x00	6 byte		Repeated checksum byte 2 through N + 11
	0x00			
	Checksum MSB			
	Checksum LSB			

### Slave I<sup>2</sup>C Load RAM Block Formats

The slave I<sup>2</sup>C bus permits the system controller to load the TAS3218 memories as an alternative to using the master download from an external memory device via the I<sup>2</sup>C master bus. The transfer is performed by writing to two I<sup>2</sup>C registers (0x04 and 0x05). The first register holds the header information, and the second register holds eight bytes of data. [Figure 39](#) shows the I<sup>2</sup>C slave download flow.

I<sup>2</sup>C slave download register format are described in [Table 14](#) to [Table 18](#). The I<sup>2</sup>C slave download process is terminated when a termination header with zero length byte count field is received.




Figure 39. I<sup>2</sup>C Slave Download Flow

**Table 14. M8051 Microcontroller Program RAM and External Data RAM Block Structure<sup>(1)</sup>**

REG	BYTE	DATA BLOCK FORMAT	CALC CHECK SUM	TOTAL NUM BYTE	NOTE
Control register 0x04	1	Checksum MSB			
	2	Checksum LSB			
	3	Memory to be loaded 0x00 or 0x01			
	4	0x00			
	5	Start memory address MSB			
	6	Start memory address LSB			
	7	Total number of byte transferred MSB			
	8	Total number of byte transferred LSB			
Data Register 0x05	1	Datum 1 D7D0			
	2	Datum 2 D7D0			
	3	Datum 3 D7D0			
	4	Datum 4 D7D0			
	5	Datum 5 D7D0			
	6	Datum 6 D7D0			
	7	Datum 7 D7D0			
	8	Datum 8 D7D0			
Data Register 0x05	1	Datum 9 D7D0			
	2	Datum 10 D7D0			
	3	Datum 11 D7D0			
	4	Datum 12 D7D0			
	5	Datum 13 D7D0			
	6	Datum 14 D7D0			
	7	Datum 15 D7D0			
	8	Datum 16 D7D0			
Data Register 0x05	1	Datum N-3 D7D0			If the last data register datum is less than 6 byte, zero data should be filled.
	2	Datum N-2 D7D0			
	3	Datum N-1 D7D0			
	4	Datum N D7D0			
	5	0x00			Should be zero
	6	0x00			
	7	Checksum MSB			End checksum is always located here
	8	Checksum LSB			

(1) Shades cells indicate the values included in the checksum/total number of bytes calculation.



**Table 15. DSP Program RAM Block Structure<sup>(1)</sup>**

REG	BYTE	DATA BLOCK FORMAT	CALC CHECK SUM	TOTAL NUM BYTE	NOTE
Control register 0x04	1	Checksum MSB			
	2	Checksum LSB			
	3	Memory to be loaded 0x02			
	4	0x00			
	5	Start memory address MSB			
	6	Start memory address LSB			
	7	Total number of byte transferred MSB			
	8	Total number of byte transferred LSB			
Data Register 0x05	1	0x00			Program word 1
	2	D55D48			
	3	D47D40			
	4	D39D32			
	5	D31D24			
	6	D23D16			
	7	D15D8			
	8	D7D0			
Data Register 0x05	1	0x00			Program word 2
	2	D55D48			
	3	D47D40			
	4	D39D32			
	5	D31D24			
	6	D23D16			
	7	D15D8			
	8	D7D0			
Data Register 0x05	1	0x00			Should be zero
	2	0x00			
	3	0x00			
	4	0x00			
	5	0x00			
	6	0x00			
	7	Checksum MSB			End checksum is always located here
	8	Checksum LSB			

(1) Shades cells indicate the values included in the checksum/total number of bytes calculation.

**Table 16. DSP Coefficient RAM Block Structure<sup>(1)</sup>**

REG	BYTE	DATA BLOCK FORMAT	CALC CHECK SUM	TOTAL NUM BYTE	NOTE
Control register 0x04	1	Checksum MSB			
	2	Checksum LSB			
	3	Memory to be loaded 0x03			
	4	0x00			
	5	Start memory address MSB			
	6	Start memory address LSB			
	7	Total number of byte transferred MSB			
	8	Total number of byte transferred LSB			
Data Register 0x05	1	D31D24			Coefficient word 1
	2	D23D16			
	3	D15D8			
	4	D7D0			
	5	D31D24			Coefficient word 2
	6	D23D16			
	7	D15D8			
	8	D7D0			
Data Register 0x05	1	D31D24			Coefficient word 3
	2	D23D16			
	3	D15D8			
	4	D7D0			
	5	D31D24			Coefficient word 4
	6	D23D16			
	7	D15D8			
	8	D7D0			
Data Register 0x05	1	D31D24			Coefficient word N or zero
	2	D23D16			
	3	D15D8			
	4	D7D0			
	5	0x00			Should be zero
	6	0x00			
	7	Checksum MSB			End checksum is always located here
	8	Checksum LSB			

(1) Shades cells indicate the values included in the checksum/total number of bytes calculation.

**Table 17. DSP Data Block Structure<sup>(1)</sup>**

REG	BYTE	DATA BLOCK FORMAT	CALC CHECK SUM	TOTAL NUM BYTE	NOTE
Control register 0x04	1	Checksum MSB			
	2	Checksum LSB			
	3	Memory to be loaded 0x04			
	4	0x00			
	5	Start memory address MSB			
	6	Start memory address LSB			
	7	Total number of byte transferred MSB			
	8	Total number of byte transferred LSB			
Data Register 0x05	1	0x00			Coefficient word 1
	2	0x00			
	3	D47D40			
	4	D39D32			
	5	D31D24			Coefficient word 2
	6	D23D16			
	7	D15D8			
	8	D7D0			
Data Register 0x05	1	0x00			Coefficient word 3
	2	0x00			
	3	D47D40			
	4	D39D32			
	5	D31D24			Coefficient word 4
	6	D23D16			
	7	D15D8			
	8	D7D0			
Data Register 0x05	1	0x00			Should be zero
	2	0x00			
	3	0x00			
	4	0x00			
	5	0x00			
	6	0x00			
	7	Checksum MSB			End checksum is always located here
	8	Checksum LSB			

(1) Shades cells indicate the values included in the checksum/total number of bytes calculation.

**Table 18. Termination Header Block Structure<sup>(1)</sup>**

REG	BYTE	DATA BLOCK FORMAT	CALC CHECK SUM	TOTAL NUM BYTE	NOTE
Control register 0x04	1	Checksum MSB			00
	2	Checksum LSB			00
	3	Memory to be loaded			00
	4	0x00			00
	5	Start memory address MSB			00
	6	Start memory address LSB			00
	7	Total number of byte transferred MSB			00
	8	Total number of byte transferred LSB			00

(1) Shades cells indicate the values included in the checksum/total number of bytes calculation.

## I<sup>2</sup>C Register Map

The I<sup>2</sup>C register map for ROM advanced code is described in [Table 19](#).

**Table 19. I<sup>2</sup>C Register Map<sup>(1)</sup>**

SUB ADDRESS	REGISTER	BYTES	CONTENTS	DEFAULT VALUE
0x00	SAP/Clock Setting	4	See <a href="#">SAP/Clock Setting</a>	
0x01	I <sup>2</sup> C M and N	4	u(31:24), u(23:16), u(15:8), u(7)M(6:3)N(2:0)	0x00, 0x00, 0x00, 0x00
0x02	Status Register	8	See <a href="#">Status Register</a>	0x00, 0x00, 0x00, 0x00 0x00, 0x00, 0x00, 0x00
0x03	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x04	I <sup>2</sup> C RAM Load Control	8	See <a href="#">Load Memory Control and Data Register</a>	0x00, 0x00, 0x00, 0x00 0x00, 0x00, 0x00, 0x00
0x05	I <sup>2</sup> C RAM Load Data	8	See <a href="#">Load Memory Control and Data Register</a>	0x00, 0x00, 0x00, 0x00 0x00, 0x00, 0x00, 0x00
0x06	PEEK/POKE Control	4	See <a href="#">PEEK and POKE</a>	0x00, 0x00, 0x00, 0x00
0x07	PEEK/POKE Data	8	See <a href="#">PEEK and POKE</a>	0x00, 0x00, 0x00, 0x00 0x00, 0x00, 0x00, 0x00
0x08	Silicon Version	4	ver(31:24), ver(23:16), ver(15:8), ver(7:0)	0x00, 0x00, 0x00, 0x02
0x09	Mute Control	4	See <a href="#">Mute Control</a>	0x00, 0x00, 0x00, 0x00
0x0a	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x0b	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x0c	GPIO Control	4	See <a href="#">GPIO Control</a>	0x00, 0x00, 0x00, 0x00
0x0d	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x0e	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x0f	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x10	Powerdown Control	4	See <a href="#">Powerdown Control</a>	0x00, 0x00, 0x00, 0x00
0x11	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x12	A-MUX Control	4	See <a href="#">A-MUX Control</a>	0x00, 0x00, 0x00, 0x00
0x13	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x14	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x15	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00

(1) Shades cells indicate common to basic and advanced modes. Unshaded cells indicate advanced mode only.

**Table 19. I<sup>2</sup>C Register Map (continued)**

SUB ADDRESS	REGISTER	BYTES	CONTENTS	DEFAULT VALUE
0x16	SPDIF Control	4	See <a href="#">SPDIF Control</a>	0x00, 0x00, 0x00, 0x00
0x17	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x18	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x19	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x1a	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x1b	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x1c	Reserved	8	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x01 0x47, 0xae, 0x00, 0x00
0x1d	DC Dither	4	See <a href="#">DC Dither</a>	0x00, 0x00, 0x00, 0x01
0x1e	DSP Program Start Address	4	See <a href="#">DSP Program Start Address</a>	0x00, 0x00, 0x00, 0x00
0x1f	Reserved	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x20	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x21	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x22	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x23	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x24	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x25	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x26	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x27	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x28	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x29	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x2a	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x2b	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x2c	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x2d	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x2e	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x2f	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x30	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x31	Unused	4	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x32	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x33	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x34	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x35	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x36	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x37	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x38	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x39	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x3a	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x3b	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x3c	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0x3d	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0xfe	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00
0xff	Unused	16	u(31:24), u(23:16), u(15:8), u(7:0)	0x00, 0x00, 0x00, 0x00

### SAP/Clock Setting (0x00)

The SAP/Clock Setting register is used to configure the device as a Clock Master/Slave as well as specify the desired format of the digital audio ports. This register is four bytes in length.

**Table 20. SAP/Clock Setting**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	0	0	0	0	0	0	0		Unused
								CM/S	Clock master/slave select
BIT	23	22	21	20	19	18	17	16	
									Unused
								ON	SAP output normalization
BIT	15	14	13	12	11	10	9	8	
	0								Unused
		OW1	OW0						Digital audio output word size
				0	0				Unused
						IW1	IW0		Digital audio input word size
BIT	7	6	5	4	3	2	1	0	
	0								Unused
		OM1	OM0						Digital audio output format
				0	0				Unused
						IM1	IM0		Digital audio input format

**Table 21. Clock Master/Slave Select<sup>(1)</sup>**

CLOCK MASTER/SLAVE SELECT	CMS
<i>Master</i>	<i>1</i>
<i>Slave</i>	<i>0</i>

(1) Default values are shown in italics.

**Table 22. Digital Audio Port Normalization<sup>(1)</sup>**

DIGITAL AUDIO PORT NORMALIZATION	ON
<i>Enable</i>	<i>1</i>
<i>Disable</i>	<i>0</i>

(1) Default values are shown in italics.

Bits 98 (IW1 and IW0) define the data word size for the input SAP. Bits 1312 (OW1 and OW0) define the data word size for the output SAP.

**Table 23. Audio Data Word Size<sup>(1)</sup>**

DIGITAL AUDIO I/O WORD SIZE	IW1/OW1	IW0/OW0
16 bit	0	0
20 bit	0	1
<i>24 bit</i>	<i>1</i>	<i>0</i>
	1	1

(1) Default values are shown in italics.

**Table 24. Audio Data Format<sup>(1)</sup>**

DIGITAL AUDIO I/O FORMAT	IM1/OM1	IM0/OM0
Left-justified	0	0
Right-justified	0	1
<i>ℙS</i>	<i>1</i>	<i>0</i>
	1	1

(1) Default values are shown in italics.

**Status Register (0x02)**

Status register provide memory load information. When a memory load error for a particular memory occurs, the memory load error bit for that memory is set to 1. When a memory load is successful for a particular memory the memory load error bit for that memory is set to 0. Host needs to check this load status after memory load. Host can clear all load error status by writing 0 to bits D40D32 of this register.

**Table 25. SAP/Clock Setting**

BIT	63	62	61	60	59	58	57	56	DESCRIPTION	
	0	0	0	0	0	0	0	0	Reserved	
BIT	55	54	53	52	51	50	49	48		
	0	0	0	0	0	0	0		Reserved	
BIT	47	46	45	44	43	42	41			
	0	0	0	0	0	0	0		Unused	
BIT	40	39	38	37	36	35	34	33	32	
	x	x	x	x	x	x	x	x	1	Micro program memory load error
	x	x	x	x	x	x	x	1	x	Micro external memory load error
	x	x	x	x	x	x	1	x	x	DAP program memory load error
	x	x	x	x	x	1	x	x	x	DAP coefficient memory load error
	x	x	x	x	1	x	x	x	x	DAP data memory load error
	x	x	x	1	x	x	x	x	x	DAP upper data memory load error
	x	x	1	x	x	x	x	x	x	DAP upper coefficient memory load error
	x	1	x	x	x	x	x	x	x	Invalid memory select
	1	x	x	x	x	x	x	x	x	End of load header error
	1	1	1	1	1	1	1	1	1	No EEPROM
	0	0	0	0	0	0	0	0	0	No error
BIT	31	30	29	28	27	26	25	24		
	0	0	0	0	0	0	0		Reserved	
BIT	23	22	21	20	19	18	17	16		
	0	0	0	0	0	0	0		Reserved	
BIT	15	14	13	12	11	10	9	8		
	0								Reserved	
BIT	7	6	5	4	3	2	1	0		
	0								Reserved	
		ABSY							Analog busy flag	
			0						Reserved	
				0					Reserved	
					0				Reserved	
						0			Reserved	
							BUSE		I <sup>2</sup> C bus error	
								0	Reserved	

Bits 4032 define the memory load error status on EEPROM download and slave download.

**Table 26. Analog Busy<sup>(1)</sup>**

ANALOG BUSY FLAG	ABSY
Analog is busy	1
<i>Analog not busy</i>	<i>0</i>

(1) Default values are shown in italics.

Analog control sequence takes time (maximum around 500 ms for headphone power up). This busy flag indicate whether analog control sequence is running or not.

**Table 27. I<sup>2</sup>C Bus Error<sup>(1)</sup>**

I <sup>2</sup> C BUS ERROR	BUSE
Bus error	1
<i>No bus error</i>	<i>0</i>

(1) Default values are shown in italics.

If I<sup>2</sup>C bus error occurs, this flag will be set. Only host uC can clear this flag by writing 0 to this bit. I<sup>2</sup>C bus error status is read from ESFR (0xC5, bit 6), and is cleared by ESFR (0xC7, bit 6).

#### Load Memory Control and Data Register (0x04 and 0x05)

The I<sup>2</sup>C Memory Load port permits the system controller to load the TAS3218 memories as an alternative to having the TAS3218 load its memory from an external EEPROM.

The transfer is performed by writing to two I<sup>2</sup>C registers. The first register is a eight byte register than holds the check sum, the memory to be written, the starting address, the number of data bytes to be transferred. The second register holds eight bytes of data.

The memory load operation starts with the first register being set. Then the data is written into the second register using the format shown. After the last data byte is written into the second register, an additional two bytes are written which constrain the two byte checksum. At that point, the transfer is complete and status of the operation is reported in the status register.

#### NOTE:

Once the micro program memory has been loaded, further updates to this memory are inhibited until the device is RESET.

When the first I<sup>2</sup>C slave down load register is written by the system controller the TAS3218 will update the status register by setting a error bit to indicate an error for the memory type that is being loaded. This error bit is reset when the operation complete and a valid checksum has been received.

For example when the Micro program memory is being loaded, the TAS3218 will set a Micro program memory error indication in the status register at the start of the sequence. When the last byte of the micro program memory and checksum is received, the TAS3218 will clear the micro program memory error indication. This enables the TAS3218 to preserve any error status indications that occur as a result of incomplete transfers of data/ checksum error during a series of data and program memory load operations.

The checksum is always contained in the last two bytes of the data block.

The I<sup>2</sup>C slave download is terminated when a termination header with a zero length byte count filed is received.



**Table 28. Load Memory Control Register (0x04)**

BYTE	DATA BLOCK FORMAT	SIZE	NOTES
12	Checksum code	2 bytes	Checksum of bytes 2 through N+8, If this is a termination header, this value is 00 00.
3	Memory to be loaded	1 byte	0: Micro Program memory 1: Micro External Data memory 2: DSP Program memory 3: DSP Coefficient memory 4: DSP Data Memory 515: Reserved
4	Unused	1 byte	Reserved
67	Starting TAS3218 Memory address	2 bytes	If this is a termination header, this value is 00 00
78	Number of data bytes to be transferred	2 bytes	If this is a termination header, this value is 00 00

**Table 29. Load Memory Data Register (0x05)**

BYTE	8-BIT DATA	24-BIT DATA	28-BIT DATA	48-BIT DATA	55-BIT DATA
1	Datum 1 D7D0		XXXX D27D24		
2	Datum 2 D7D0	D23D16	D23D16		X D54D48
3	Datum 3 D7D0	D15D8	D15D8	D47D40	D47D40
4	Datum 4 D7D0	D7D0	D7D0	D39D32	D39D32
5	Datum 5 D7D0		XXXX D27D24	D31D24	D31D24
6	Datum 6 D7D0	D23D16	D23D16	D23D16	D23D16
7	Datum 7 D7D0	D15D8	D15D8	D15D8	D15D8
8	Datum 8 D7D0	D7D0	D7D0	D7D0	D7D0

**PEEK and POKE (0x06 and 0x07)**

Registers 0x06 ([Table 30](#)) and 0x07 ([Table 31](#)) allow the user to access the internal resources of TAS3218. [Figure 40](#) shows the I<sup>2</sup>C transaction for PEEK and POKE register.


**Table 30. Memory Select and Address (0x06)**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	0	0	0	0	0	0	0	0	Unused
BIT	23	22	21	20	19	18	17	16	
	0	0	0	0	0	0	0	1	DSP coefficient memory load error
	0	0	0	0	0	0	1	0	DSP data memory load error
	0	0	0	0	0	0	1	1	DSP delay memory
	0	0	0	0	0	1	0	0	M8051 internal data memory
	0	0	0	0	0	1	0	1	M8051 external data memory
	0	0	0	0	0	1	1	0	Extended special function registers
	0	0	0	0	0	1	1	1	M8051 program memory
	0	0	0	0	1	0	0	0	DSP program memory
BIT	15	14	13	12	11	10	9	8	
	0	0	0	0	0	0	0	0	Memory address MSB
BIT	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	0	0	Memory address LSB


**Table 31. Data Register (0x07)**

BIT	63	62	61	60	59	58	57	56	DESCRIPTION
	D63	D62	D61	D60	D59	D58	D57	D56	Data to be read or written
BIT	55	54	53	52	51	50	49	48	
	D55	D54	D53	D52	D51	D50	D49	D48	Data to be read or written
BIT	47	46	45	44	43	42	41	40	
	D47	D46	D45	D44	D43	D42	D41	D40	Data to be read or written
BIT	39	38	37	36	35	34	33	32	
	D39	D38	D37	D36	D35	D34	D33	D32	Data to be read or written
BIT	31	30	29	28	27	26	25	24	
	D31	D30	D29	D28	D27	D26	D25	D24	Data to be read or written
BIT	23	22	21	20	19	18	17	16	
	D23	D22	D21	D20	D19	D18	D17	D16	Data to be read or written
BIT	15	14	13	12	11	10	9	8	
	D15	D14	D13	D12	D11	D10	D9	D8	Data to be read or written
BIT	7	6	5	4	3	2	1	0	
	D7	D6	D5	D4	D3	D2	D1	D0	Data to be read or written


**Memory Select and Address**



**Peek (Read)**



**Poke (Write)**



**Figure 40. I<sup>2</sup>C Transaction for PEEK and POKE**

**Mute Control**
**Table 32. Mute Control**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	0	0	0	0	0	0	0	0	Unused
BIT	23	22	21	20	19	18	17	16	
	0	0	0	0	0	0			Unused
							AMX3	AMX3	AMUX03 (LINEOUT3)
BIT	15	14	13	12	11	10	9	8	
	AMX2	AMX2							Analog MUX out (LINEOUT2)
			AMX1	AMX0					Analog MUX out (LINEOUT1)
					SD2	SD2			SDOUT2/SPDIFOUT
							SD1	SD1	SDOUT1
BIT	7	6	5	4	3	2	1	0	
	DAC1	DAC1							DAC1 (DACOUT1)
			DAC2	DAC2					DAC2 (DACOUT2)
					DAC3	DAC3			DAC3 (HPOUT)
							DIT	DIT	DIT (BiPhase)

**Table 33. MUTE<sup>(1)</sup>**

MUTE	MUTE[1]	MUTE[0]
<i>HW Mute Control</i>	<i>0</i>	<i>0</i>
Force mute off	x	1
Force mute on	1	0

(1) Default values are shown in italics.

**GPIO Control (0x0c)**
**Table 34. GPIO Control (0x0c)**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	WDE								Watchdog timer
		0	0	0					Unused
					IO2				GPIO2 input/output value
						IO1			GPIO1 input/output value
							DIR2		GPIO2 direction
								DIR1	GPIO1 direction
BIT	23	22	21	20	19	18	17	16	
	x	x	x	x	x	x	x	x	GPIOMICROCOUNT MSB
BIT	15	14	13	12	11	10	9	8	
	x	x	x	x	x	x	x	x	GPIOMICROCOUNT LSB
BIT	7	6	5	4	3	2	1	0	
	y	y	y	y	y	y	y	y	GPIO_Sampling_Interval

GPIOMICROCOUNT sets the number of micro clock cycles for Timer 0 interrupt. In Timer 0 interrupt service routine, watchdog timer is reset if it is enabled. The default value for this counter is 0x5820 which correspond to a period 1.25 ms.

**Table 35.  
Watchdog Timer Enable<sup>(1)</sup>**

WATCHDOG TIMER	WDE
Enable	0
<i>Disable</i>	<i>1</i>

(1) Default values are shown in italics.

**Table 36. GPIO Direction<sup>(1)</sup>**

GPIOx DIRECTION	DIRx
Output	0
Input	1

(1) Default values are shown in italics.

## Powerdown Control (0x10)

**Table 37. Powerdown Control**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	0	0	0	0	0	0	0	0	Unused
BIT	23	22	21	20	19	18	17	16	
	0	0	0	0	0	0	0	0	Unused
BIT	15	14	13	12	11	10	9	8	
	0	0	0	0	0	0	0	0	Unused
BIT	7	6	5	4	3	2	1	0	
	DIT								DIT reset
		DAC3							DAC3 (HPOUT)
			DAC2						DAC2 (DACOUT2)
				DAC1					DAC1 (DACOUT1)
					ADC				AMUX + AAF + ADC
						AMX3			AMUX3 + Line Amp 3
							AMX2		AMUX2 + Line Amp 2
								AMX1	AMUX1 + LineAmp1

**Table 38. Powerdown<sup>(1)</sup>**

POWERDOWN	PD
<i>Powerdown and disable</i>	<i>0</i>
Powerup and enable	1

(1) Default values are shown in italics.

**A-MUX Control (0x12)**
**Table 39. A-MUX Control (0x12)**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	x	x	x	x	1	1	1	1	Reserved
	x	x	x	x	1	1	1	0	Reserved
	x	x	x	x	1	1	0	1	Reserved
	x	x	x	x	1	1	0	0	Reserved
	x	x	x	x	1	0	1	1	DAC
	x	x	x	x	1	0	1	0	Analog MUX line 10 select
	x	x	x	x	1	0	0	1	Analog MUX line 9 select
	x	x	x	x	1	0	0	0	Analog MUX line 8 select
	x	x	x	x	0	1	1	1	Analog MUX line 7 select
	x	x	x	x	0	1	1	0	Analog MUX line 6 select
	x	x	x	x	0	1	0	1	Analog MUX line 5 select
	x	x	x	x	0	1	0	0	Analog MUX line 4 select
	x	x	x	x	0	0	1	1	Analog MUX line 3 select
	x	x	x	x	0	0	1	0	Analog MUX line 2 select
	x	x	x	x	0	0	0	1	Analog MUX line 1 select
	0	0	0	0	0	0	0	0	MUTE
BIT	23	22	21	20	19	18	17	16	
	x	x	x	x	1	1	1	1	Reserved
	x	x	x	x	1	1	1	0	Reserved
	x	x	x	x	1	1	0	1	Reserved
	x	x	x	x	1	1	0	0	Reserved
	x	x	x	x	1	0	1	1	Reserved
	x	x	x	x	1	0	1	0	AMUX2 IN 10
	x	x	x	x	1	0	0	1	AMUX2 IN 9
	x	x	x	x	1	0	0	0	AMUX2 IN 8
	x	x	x	x	0	1	1	1	AMUX2 IN 7
	x	x	x	x	0	1	1	0	AMUX2 IN 6
	x	x	x	x	0	1	0	1	AMUX2 IN 5
	x	x	x	x	0	1	0	0	AMUX2 IN 4
	x	x	x	x	0	0	1	1	AMUX2 IN 3
	x	x	x	x	0	0	1	0	AMUX2 IN 2
	x	x	x	x	0	0	0	1	AMUX2 IN 1
	0	0	0	0	0	0	0	0	MUTE
BIT	15	14	13	12	11	10	9	8	
	x	x	x	x	1	1	1	1	Reserved
	x	x	x	x	1	1	1	0	Reserved
	x	x	x	x	1	1	0	1	Reserved
	x	x	x	x	1	1	0	0	Reserved
	x	x	x	x	1	0	1	1	Reserved
	x	x	x	x	1	0	1	0	AMUX3 IN 10
	x	x	x	x	1	0	0	1	AMUX3 IN 9
	x	x	x	x	1	0	0	0	AMUX3 IN 8
	x	x	x	x	0	1	1	1	AMUX3 IN 7
	x	x	x	x	0	1	1	0	AMUX3 IN 6
	x	x	x	x	0	1	0	1	AMUX3 IN 5

**Table 39. A-MUX Control (0x12) (continued)**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	x	x	x	x	0	1	0	0	AMUX3 IN 4
	x	x	x	x	0	0	1	1	AMUX3 IN 3
	x	x	x	x	0	0	1	0	AMUX3 IN 2
	x	x	x	x	0	0	0	1	AMUX3 IN 1
	0	0	0	0	0	0	0	0	MUTE
BIT	7	6	5	4	3	2	1	0	
	x	x	x	x	1	1	1	1	Reserved
	x	x	x	x	1	1	1	0	Reserved
	x	x	x	x	1	1	0	1	Reserved
	x	x	x	x	1	1	0	0	Reserved
	x	x	x	x	1	0	1	1	DAC
	x	x	x	x	1	0	1	0	Analog MUX line 10 select
	x	x	x	x	1	0	0	1	Analog MUX line 9 select
	x	x	x	x	1	0	0	0	Analog MUX line 8 select
	x	x	x	x	0	1	1	1	Analog MUX line 7 select
	x	x	x	x	0	1	1	0	Analog MUX line 6 select
	x	x	x	x	0	1	0	1	Analog MUX line 5 select
	x	x	x	x	0	1	0	0	Analog MUX line 4 select
	x	x	x	x	0	0	1	1	Analog MUX line 3 select
	x	x	x	x	0	0	1	0	Analog MUX line 2 select
	x	x	x	x	0	0	0	1	Analog MUX line 1 select
	0	0	0	0	0	0	0	0	MUTE

**SPDIF Control (0x16)**
**Table 40. PDIF Control (0x16)**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	CP								Copyright flag
		EMP							Pre-emphasis flag
			CLKAC	CLKAC					Clock accuracy
			b28	b29					
					WL3	WL2	WL1	WL0	Sample word length
BIT	23	22	21	20	19	18	17	16	
	SR	SR							Sampling rate
	b24	b25	0	0	0	0	0	0	
			VL						Left-channel validity flag
				VR					Right-channel validity flag
					SRC#	SRC#	SRC#	SRC#	Source channel number
					b19	b18	b17	b16	
BIT	15	14	13	12	11	10	9	8	
	Cat	Cat	Cat	Cat	Cat	Cat	Cat		Category code
	b8	b9	b10	b11	b12	b13	b14	0	
								L	Generation status
BIT	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0			Unused
							MUX1	MUX0	SPDIF MUX

**Table 41. Copyright Flag<sup>(1)</sup>**

COPYRIGHT FLAG	CP
<i>Copy prohibited</i>	0
Copy permitted	1

(1) Default values are shown in italics.

**Table 42. Pre-Emphasis Flag<sup>(1)</sup>**

PRE-EMPHASIS FLAG	EMP
<i>No pre-emphasis</i>	0
50/15 s pre-emphasis	1

(1) Default values are shown in italics.

**Table 43. Sample Word Length**

SAMPLE WORD LENGTH	WLx
24-bit sample word length	0

**Table 44. Sampling Rate**

SAMPLING RATE	b24	b25
48 kHz	0	1

**Table 45. Validity Flag<sup>(1)</sup>**

VALIDITY FLAG	Vx
<i>Valid</i>	0
Not valid	1

(1) Default values are shown in italics.

**Table 46. Channel Source Number**

CHANNEL SOURCE NUMBER	b19	b18	b17	b16
Channel 2	0	0	1	0

**Table 47. Category Code**

CATEGORY CODE	b8	b9	b10	b11	b12	b13	b14
Digital sound processor	0	1	0	1	0	1	0

**Table 48. Generation Status**

GENERATION STATUS	Vx
Gen 1 or higher	0
Original	1

**Table 49. SDOUT/SPDIF MUX<sup>(1)</sup>**

SDOUT/SPDIF MUX	MUX1	MUX2
<i>SDOUT2</i>	<i>0</i>	<i>0</i>
SPDIF Tx	0	1
SPDIF In	1	

(1) Default values are shown in italics.

**DC Dither (0x1d)****Table 50. DC Dither (0x1d)**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	0	0	0	0	0	0	0	0	Unused
BIT	23	22	21	20	19	18	17	16	
	0	0	0	0	0	0	0	0	Unused
BIT	15	14	13	12	11	10	9	8	
	0	0	0	0	0	0	0	0	Unused
BIT	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	0		Unused
								ON	DC dither enable

**Table 51. DC Dither Enable<sup>(1)</sup>**

DC DITHER ENABLE	ON
Disable	0
<i>Enable</i>	<i>1</i>

(1) Default values are shown in italics.

**DSP Program Start Address (0x1e)**

The DSP instruction execution loops each  $F_s$  cycle. At the beginning of the  $F_s$  cycle, the DSP instruction pointer is set to the starting address specified in the 12 LSBs. The maximum address is the end address of DSP instruction address 3327.

**Table 52. DSP Program Start Address (0x1e)**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	0	0	0	0	0	0	0	0	Unused
BIT	23	22	21	20	19	18	17	16	



**Table 52. DSP Program Start Address (0x1e) (continued)**

BIT	31	30	29	28	27	26	25	24	DESCRIPTION
	0	0	0	0	0	0	0	0	Unused
BIT	15	14	13	12	11	10	9	8	
	0	0	0	0	x	x	x	x	Starting address MSB
BIT	7	6	5	4	3	2	1	0	
	x	x	x	x	x	x	x	x	Starting address LSB



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TAS3218IPZP	NRND	HTQFP	PZP	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TAS3218IPZP	
TAS3218IPZPR	NRND	HTQFP	PZP	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TAS3218IPZP	
TAS3218PZPR	OBSOLETE	HTQFP	PZP	100		TBD	Call TI	Call TI	0 to 70	TAS3218PZP	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# MECHANICAL DATA

PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA

PZP (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.





Top View

Exposed Thermal Pad Dimensions

4206333-5/1 12/12

NOTE: A. All linear dimensions are in millimeters

 Tie strap features may not be present.



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)