

T6L70

Gate Driver for TFT LCD Panel

The T6L70 is a 241-channel output gate driver for TFT LCD panels. In addition to three output voltage levels available. This feature make this device ideal for the UXGA and SXGA + -compatible TFT LCD panel drive systems.

The T6L70 offers high integration circuit due to CMOS technology.

Features

- LCD drive output pins: Switchable between 241 and 211 pins
- Data transfer method : Bidirectional shift registers
- Built-in input signal level-shifting circuit


Unit: mm

T6L70E	User-area Pitch	
	IN	OUT


For the latest TCP specifications and lineup, contact your local sales office.

TCP (Tape Carrier Package)

Block Diagram



Pin Assignment



* Pin assignment viewed from the bump side.

The above diagram does not specify the pad layout on the chip. It is an example of pin assignment on a TCP. For TCP specifications, contact your local sales office.

Pin Description

Pin Name	I/O	Function									
D/O DO/I	I/O	<p>Vertical shift data input/output pins Input/output shift data. The pin function is switched between input and output by the D/U pin as follows:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>D/U</th> <th>DI/O</th> <th>DO/I</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table> <p>At input Data are latched into the shift registers in sync with the rising edge of CPV.</p> <p>At output: If the T6L70 is cascade-connected, data to be input at the next stage are output from the pin. The data state changes in sync with the falling edge of CPV.</p>	D/U	DI/O	DO/I	L	Input	Output	H	Output	Input
D/U	DI/O	DO/I									
L	Input	Output									
H	Output	Input									
D/U	I	Data transfer direction switching pin Specifies the shift direction of the shift registers (Operation Description (1)).									
CPV	I	Vertical shift clock Shift clock for the shift registers. Data are shifted in sync with the rising edge of CPV.									
OE	I	Output enable pin When OE = High, outputs shift data and data input contents. When OE = L, controls the LCD panel drive output to V _{OFF} level, regardless of shift data and data input contents. Note that the contents of the shift registers are not cleared. Those operations are performed asynchronously to CPV.									
MODE	I	Output number switching pin Determines mode (241 or 211 output pin mode) for the LCD panel drive output pins. The pin is pulled up to V _{DD} . <ul style="list-style-type: none"> • MODE = Low, 241 output pin mode. • MODE = High, 211 output pin mode. (G107 to G136 output V_{OFF} level.) Use the pin at DC level. When High level = V _{DD} ; when Low level = V _{SS} .									
Test	I	Test pin. Leave the pin open. The pin is pulled down to V _{SS} in the T6L70.									
G1 to G241	O	LCD panel drive pins.									
V _{OFF}		LCD off level input pin.									
V _{GG}		Power supply pin for controlling LCD.									
V _{EE}		Power supply pin for controlling LCD.									
V _{DD}		Power supply pin for internal logic.									
V _{SS}		Power supply pin for internal logic.									

Operation Description

(1) Shift data transfer method

MODE Pin	D/U Pin	Shift Data Input		Data Transfer Direction
		Input	Output	
H (211 output pin mode)	L	DI/O	DO/I	G1 → G2 → G3 → ... → G105 → G106 → G137 → G138 → ... → G239 → G240 → G241
H (211 output pin mode)	H	DO/I	DI/O	G241 → G240 → G239 → ... → G138 → G137 → G106 → G105 → ... → G3 → G2 → G1
L (241 output pin mode)	L	DI/O	DO/I	G1 → G2 → G3 → ... → G239 → G240 → G241
L (241 output pin mode)	H	DO/I	DI/O	G241 → G240 → G239 → ... → G3 → G2 → G1

Shift data are latched in sync with the rising edge of shift clock CPV.

Shift data are output in sync with the falling edge of CPV corresponding to G241 data at D/U = Low level, and with the falling edge of CPV corresponding to G1 data at D/U = High.

(See the timing chart.)

(2) LCD control pin

Output from the LCD panel drive output pins (Gn: n = 1 to 241) is controlled according to the shift data register data (An) and input pin D/U as follows:

- LCD panel drive output at D/U = Low: Gn (n = 1 to 241)

An	An + 1	An + 2	Output
0	0	x	V _{OFF}
0	1	x	V _{EE}
1	0	x	V _{GG}
1	1	0	V _{EE}
1	1	1	V _{GG}

x: Don't care

- LCD panel drive output at D/U = High: Gn (n = 1 to 241)


An	An - 1	An - 2	Output
0	0	x	V _{OFF}
0	1	x	V _{EE}
1	0	x	V _{GG}
1	1	0	V _{EE}
1	1	1	V _{GG}

x: Don't care

Note that in 211 output pin mode (MODE = High), LCD panel drive output pins G107 to G136 output V_{OFF} level regardless of the shift data.


Timing Chart 1

- 1CPV input drive (D/U = Low level, MODE = High level)




Timing Chart 2

- 1CPV input drive (D/U = Low level, MODE = High level)




Timing Chart 3

- 1CPV input drive (D/U = High level, MODE = Low level)




Timing Chart 4

- 1CPV input drive (D/U = High level, MODE = High level)




Timing Chart 5

- 2CPV input drive (D/U = Low level, MODE = Low level)




Timing Chart 6

- 2CPV input drive (D/U = High level, MODE = Low level)




Timing Chart 7

- 3CPV input driver (D/U = Low level, MODE = Low level)



Timing Chart 8

- 3CPV input driver (D/U = Low level, MODE = High level)



Maximum Ratings ($V_{SS} = 0\text{ V}$)

Characteristics	Symbol	Rating	Unit	Relevant pin
Supply voltage (1)	$V_{GG} - V_{EE}$	-0.3 to 43.0	V	
Supply voltage (2)	V_{DD}	-0.3 to 6.0	V	
Supply voltage (3)	V_{EE}	-20.0 to 0.3	V	
Input voltage	V_{IN}	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V	DI/O, DO/I, CPV, OE, MODE
LCD off level input voltage	V_{OFF}	$V_{EE} - 0.3$ to $V_{GG} + 0.3$	V	
Storage temperature	T_{stg}	-55 to 125	°C	

Operating Range ($V_{SS} = 0\text{ V}$)

Characteristics	Symbol	Rating	Unit
Supply voltage (1)	V_{GG}	15 to 30	V
	$V_{GG} - V_{EE}$	20 to 40	
Supply voltage (2)	V_{DD}	2.7 to 3.6	V
Supply voltage (3)	V_{EE}	-15 to -5	V
Operating temperature	T_{opr}	-20 to 75	°C
Operating frequency	f_{CPV}	DC to 120	kHz
Output load capacitance	C_L	1000 (max)	pF/PIN
LCD OFF level input voltage	V_{OFF}	V_{EE} to $V_{EE} + 10$	V

Electrical Characteristics

DC Characteristics ($V_{SS} = 0\text{ V}$, $V_{DD} = 2.7\text{ to }3.6\text{ V}$, $T_a = -20\text{ to }75^\circ\text{C}$)

Characteristics		Symbol	Test circuit	Test Condition	Min	Typ.	Max	Unit	Relevant Pin
Input voltage	Low level	V_{IL}	—	—	V_{SS}	—	$0.3 \times V_{DD}$	V	(Note1)
	High level	V_{IH}	—	—	$0.7 \times V_{DD}$	—	V_{DD}		
Output voltage	Low level	V_{OL}	—	$I_{OL} = 40\ \mu\text{A}$	V_{SS}	—	$V_{SS} + 0.3\text{ V}$	V	DI/O, DO/I
	High level	V_{OH}	—	$I_{OH} = -40\ \mu\text{A}$	$V_{DD} - 0.3\text{ V}$	—	V_{DD}		
Output resistance	V_{GG} level	R_{GG}	—	$V_{OUT} = V_{GG} - 0.5\text{ V}$ (Note 2)	—	—	1.0	k Ω	G1~G241
	V_{OFF} level	R_{OFF}	—	$V_{OUT} = V_{OFF} + 0.5\text{ V}$ (Note 2)					
	V_{EE} level	R_{EE}	—	$V_{OUT} = V_{EE} + 0.5\text{ V}$ (Note 2)					
Pull-up resistance			—	—	—	400	—	k Ω	MODE
Input leakage current		I_{IN}	—	—	-1.0	—	1.0	μA	(Note1)
Current dissipation (1)		I_{GG}	—	(Note 3)	—	—	100	μA	V_{GG}
Current dissipation (2)		I_{DD}	—	(Note 3)	—	—	500	μA	V_{DD}
Current dissipation (3)		I_{SS}	—	(Note 3)	—	—	100	μA	V_{SS}

Note 1: DI/O, DO/I, CPV, OE, D/U, MODE

Note 2: $V_{GG} - V_{EE} = 35\text{ V}$ or more

Note 3: $f_{CPV} = 50\text{ kHz}$, $V_{DD} = 3.3\text{ V}$, $V_{GG} = 25\text{ V}$, $V_{OFF} = -5\text{ V}$, $V_{EE} = -10\text{ V}$, no load

AC Characteristics ($V_{SS} = 0\text{ V}$, $V_{DD} = 2.7\text{ to }3.6\text{ V}$, $T_a = -20\text{ to }75^\circ\text{C}$)


$t_r/t_f = 6\text{ ns}/6\text{ ns}$



Characteristics	Symbol	Test circuit	Test Condition	Min	Max	Unit
Clock cycle	t_{CPV}	—	—	8.0	—	μs
Clock pulse width (L)	t_{CPVL}	—	—	2.0	—	μs
Clock pulse width (H)	t_{CPVH}	—	—	2.0	—	μs
OE enable time	t_{wOE}	—	Output control by OE = "L"	1.0	—	μs
Data setup time	t_{sDI}	—	—	0.5	—	μs
Data hold time	t_{hDI}	—	—	0.5	—	μs
Output delay time (1)	t_{pdDO}	—	$C_L = 50\text{ pF}$	—	1.0	μs
Output delay time (2)	t_{pdG}	—	(Note 4)	—	1.0	μs
Output delay time (3)	t_{pdOE}	—	(Note 4)	—	1.0	μs



Note 4: Test condition: $V_{GG} - V_{EE} = 35\text{ V}$, $V_{OFF} = V_{EE}$ to $V_{EE} + 10\text{ V}$

(1) $C_L = 700\text{ pF}$, $R = 7\text{ k}\Omega$

(2) $C_L = 1000\text{ pF}$, $R = 3\text{ k}\Omega$








Power Supply Sequence

At power on, supply power in order of VDD → logic signal → VEE, VOFF → VGG. At power off, turn off in order of logic signal, VDD → VEE, VOFF, then VGG.

At power off, $V_{GG} \geq V_{DD} \geq V_{OFF} \geq V_{EE}$.



*Logic signal includes High and Low levels (DC voltage) as well as signal rise and fall.

RESTRICTIONS ON PRODUCT USE

000707EBE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.