

T6B20

DOT MATRIX LCD CONTROLLER AND DRIVER LSI

The T6B20 is a dot matrix LCD controller that realizes low power and high speed using CMOS silicon gate technology.


The T6B20 can display alphanumerics, kana and symbols, corresponding to serial data received from an MPU.

The T6B20 has all the functions in one-chip to drive a dot matrix LCD. Therefore, the T6B20 can constitute a minimal LCD drive and control system.

The T6B20 can drive the display of up to 80 characters using an expansion driver (e.g. T6B23). The T6B20 has an 8 × 8 key matrix scan controll. The T6B20 can controll 16 LED drivers (a 2 × 8 matrix), having 2-enable pins for LED display.

Features


- Built-in controller for character-type LCD
(character fonts: 5 × 7, 5 × 10)
- Direct interface with MPU (serial interface)
- Data transfer clock : $f_{osc} = 250 \text{ kHz Typ.}$
- Display data RAM : 8 × 8 bits
- Character generator ROM : 12000 bits
- Character generator RAM : 512 bits
- Built-in key matrix scan controller: 8 × 8 (64 keys)
- Built-in 2 × 8 LED controller (buffer not built-in)
- Built-in LCD drivers
50-output column driver
16-output row driver
- Duty factor selection (programmable)
1/8 duty cycle : (Font: 5 × 7 dots + cursor) × 1 line
1/11 duty cycle : (Font: 5 × 10 dots + cursor) × 1 line
1/16 duty cycle : (Font: 5 × 7 dots + cursor) × 2 lines
- Applications
Display clear, Cursor home, Display ON/OFF, Cursor ON/OFF
Character blink, Character shift, Display shift, Cursor shift
- Power supply : 5 V ± 10%
- Low power consumption
- CMOS, Si-gate process
- 100-pin Flat Plastic Package




QFP100-P-1420-0.65J

Weight: 1.6 g (typ.)

Block Diagram



Pin Assignment



Pin Functions

Symbol	Pin No.	Type	Name and Function
SCK	89	Input	System Clock
SID	91	Input	Serial data input
SOD	92	Output	Serial data output
SWC1 to SWC8	1 to 8	Input	Key matrix inputs
SWS1 to SWS8	93 to 100	Output	Key matrix outputs
LP	75	Output	Latch Pulse : Latch pulse for the extension driver (e.g. T6B23)
SCP	76	Output	Shift Clock Pulse : Shift Clock Pulse for the extension driver (e.g. T6B23)
FR	77	Output	Frame signal : FR signal for the extension driver (e.g. T6B23)
D	78	Output	Data : Display data for the extension driver (e.g. T6B23)
EO	79	Output	Enable Output : Enable signal for the extension driver (e.g. T6B23)
COM1 to COM16	9 to 24	Output	Common : Row outputs When 1 / 8 duty cycle is selected, COM9 to COM16 are disabled. When 1 / 11 duty cycle is selected, COM12 to COM16 are disabled.
SEG1 to SEG50	25 to 74	Output	Segment : Column outputs.
V _{LC5}	85	Input	Power supply for LCD drive
V _{LC1} to V _{LC4}	81 to 84	Input	Power supply for LCD drive
V _{DD} , V _{SS}	90, 80	Input	Power supply and ground pins V _{DD} = 5.0 V ± 10%, V _{SS} = 0 V
$\overline{\text{RST}}$	88	Input	Reset : $\overline{\text{RST}} = \text{L} \rightarrow$ Reset state
LE1, LE2	86, 87	Output	LED Enable outputs

Functional Description of Each Block

- **Registers**

The T6B20 has four 8-bit registers. The registers are the Instruction Register (IR), the Data Register (DR), and two LED control data registers (LER1, LER2).

The IR holds an instruction code, a DD RAM address data, or a CG RAM address data.

The DR temporarily holds the data that is to be written into the DD RAM or the CG RAM.

The data in DR are automatically written into the DD RAM or the CG RAM.

The LE1 and LE2 hold the data for controlling the LED.

The relation between the Register Select (RS1, RS2) signals and the selected operation is shown in Fig. 1.

RS1	RS2	Operation
0	0	Write into IR
0	1	Write into DR
1	0	Write into LER1
1	1	Write into LER2

Fig. 1

- **Address Counter (AC)**


The T6B20 has a 7-bit Address Counter. The Address Counter points to an address in DD RAM or CG RAM, or to the cursor position. The Set DD RAM Address or Set CG RAM Address instruction specifies which type of Address Counter contains. The Address Counter is automatically incremented (or decremented) after the data has been written into RAM.

- **Display data RAM (DD RAM)**

The display data RAM stores display data as 8-bit character codes.

Its capacity is 80 characters × 8 bits. The relation between the DD RAM address and the display position is as shown below.

The DD RAM address corresponds to a HEX code as shown in Fig. 2.



Example: When DD RAM address = 4CH




Fig. 2

(1) The relation between the DD RAM address and the display position in 1-Line Display mode (N = 0)

1	2	3	4	5					79	80	← Display position
00	01	02	03	04	-----				4E	4F	← DD RAM address

a) Using one T6B20, the first ten characters are displayed as shown below.

1	2	3	4	5	6	7	8	9	10
00	01	02	03	04	05	06	07	08	09

b) When a Display Shift operation is executed, the relation between the DD RAM address and the display position is as shown below.

	1	2	3	4	5	6	7	8	9	10
Left shift display	01	02	03	04	05	06	07	08	09	0A
	1	2	3	4	5	6	7	8	9	10
Right shift display	4F	00	01	02	03	04	05	06	07	08

(2) The relation between the DD RAM address and the display position in 2-Line Display mode (N = 1)

	1	2	3	4					39	40	← Display position
1st line	00	01	02	03	-----				26	27	← DD RAM address
2nd line	40	41	42	43	-----				66	67	

Note: The DD RAM address of the 2nd line is not the next address after the last address on the 1st line.

a) Using one T6B20, the first 20 characters (10 characters × 2 lines) are displayed as shown below.

	1	2	3	4	5	6	7	8	9	10
1st line	00	01	02	03	04	05	06	07	08	09
2nd line	40	41	42	43	44	45	46	47	48	49

- b) When a Display Shift operation is executed, the relation between the DD RAM address and the display position is as shown below.

	1	2	3	4	5	6	7	8	9	10
Left shift display	01	02	03	04	05	06	07	08	09	0A
	41	42	43	44	45	46	47	48	49	4A

	1	2	3	4	5	6	7	8	9	10
Right shift display	27	00	01	02	03	04	05	06	07	08
	67	40	41	42	43	44	45	46	47	48

- **Character generator ROM (CG ROM)**

The character generator ROM is used to generate the 5×10 -dot character patterns (for 240 characters) from the 8-bit character codes. The relation between the character codes and character patterns is as shown overleaf.

The Relation Between Character Codes and Character Pattern

HIGHER 4 BITS LOWER 4 BITS	LOWER 4 BITS															
	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
XXXX0000	CGRAM (0)															
	(1)															
XXXX0010	(2)															
	(3)															
XXXX0100	(4)															
	(5)															
XXXX0110	(6)															
	(7)															
XXXX1000	(0)															
	(1)															
XXXX1010	(2)															
	(3)															
XXXX1100	(4)															
	(5)															
XXXX1110	(6)															
	(7)															

• **Character generator RAM (CG RAM)**

The character generator RAM is used to display the user's original character patterns.

(5 × 7 dots × 8 types or 5 × 10 dots × 4 types)

The relation between the character codes and the CG RAM address and character patterns is as shown in Fig. 3 and Fig. 4.

(1) For 5 × 7-dot character patterns

CHARACTER CODES (DD RAM DATA)								CG RAM ADDRESS					CHARACTER PATTERNS (CG RAM DATA)								
7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0 0 0 0 * 0 0 0								0 0 0					0 0 0	* * *	1 1 1 1 0	Character Pattern Example (1)					
													0 0 1	↑	1 0 0 0 1						
													0 1 0	1 0 0 0 1							
													0 1 1	1 1 1 1 0							
													1 0 0	1 0 0 0 1							
													1 0 1	1 0 0 0 1							
													1 1 0	1 1 1 1 0							
													1 1 1	* * *	0 0 0 0 0		← Cursor Position				
0 0 0 0 * 0 0 1								0 0 1					0 0 0	* * *	0 1 1 1 1	Character Pattern Example (2)					
													0 0 1	↑	1 0 0 0 0						
													0 1 0	1 0 0 0 0							
													0 1 1	0 1 1 1 0							
													1 0 0	0 0 0 0 1							
													1 0 1	0 0 0 0 1							
													1 1 0	1 1 1 1 0							
													1 1 1	* * *	0 0 0 0 0		← Cursor Position				
0 0 0 0 * 1 1 1								1 1 1					0 0 0	* * *	1 1 1 1 1	Fig. 3					
													0 0 1	↑	0 0 1 0 0						
0 0 0 0 * 1 1 1								1 1 1					0 1 1	↓	0 0 1 0 0						
													1 0 0	0 0 1 0 0							
													1 0 1	0 0 1 0 0							
													1 1 0	0 0 1 0 0							
0 0 0 0 * 1 1 1								1 1 1					1 1 1	* * *	0 0 0 0 0	* : Invalid					
													1 1 1	↑	0 0 0 0 0						

- Note 1: Character code bit 0 to bit 2 correspond to CG RAM address bit 3 to bit 5.
- Note 2: Bit 0 to bit 2 of the CG RAM address indicate the row within the character bit map. The 8th row (the bottom row) corresponds to the cursor position on the LCD display. Normally the 8th row should be blank (all 0s), otherwise the lowest line of the character will be obscured when used with the cursor.
- Note 3: Character pattern line positions correspond to CG RAM data bit 0 to bit 4. CG RAM data bit 5 to bit 7 is not used for display; the data can be used for general RAM data.
- Note 4: If bit 4 to bit 7 are all 0, a CG RAM character is indicated. The value of bit 3 does not matter. Character codes 00H and 08H select the same character.
- Note 5: 1: ON, 0: OFF

(2) For 5 × 10-dot character patterns

CHARACTER CODES (DD RAM DATA)								CG RAM ADDRESS						CHARACTER PATTERNS (CG RAM DATA)													
7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0						
0 0 0 0 * 0 0 *								0 0				0	0	0	0	*	*	*	0	0	0	1	0	Character Pattern Example			
												0	0	0	1				0	0	0	0	0				
												0	0	1	0				0	0	1	1	0				
												0	0	1	1				0	0	0	1	0				
												0	1	0	0				0	0	0	1	0				
												0	1	0	1				0	0	0	1	0				
												0	1	1	0				0	0	0	1	0				
												0	1	1	1				0	0	0	1	0				
												1	0	0	0				1	0	0	1	0				
												1	0	0	1				*	*	*	0	1		1	0	0
0 0 0 0 * 1 1 *								1 1				1	0	1	0	*	*	*	0	0	0	0	0	← Cursor Position			
												1	1	0	0	*	*	*	*	*	*	*	*				
												1	1	0	1				*	*	*	*	*				
												1	1	1	0				*	*	*	*	*				
												1	1	1	1				*	*	*	*	*				
0 0 0 0 * 1 1 *								1 1				0	0	0	0	*	*	*									
												0	0	0	1												
												0	0	1	0												
												1	0	1	1								*	*	*	*	*
												1	1	0	0								*	*	*	*	*
1	1	0	1				*	*	*	*	*																
1	1	1	0				*	*	*	*	*																
1	1	1	1				*	*	*	*	*																

Fig. 4

* : Invalid

- Note 1: Character code bit 1 and bit 2 correspond to CG RAM address bit 4 and bit 5.
- Note 2: Bit 0 to bit 3 of the CG RAM address indicate the row within the character bit map. The 11th row corresponds to the cursor position on the LCD display. Normally the 11th row should be blank (all 0s), otherwise the lowest line of the character will be obscured when used with the cursor. Lines 12 to 16 are not used for display data and can be used for general RAM data.
- Note 3: If bit 4 to bit 7 are all 0, a CG RAM character is indicated. The values of bits 0 and 3 do not matter. Character codes 00H, 01H, 08H and 09H all select the same character.
- Note 4: 1: ON, 0: OFF

• **Timing generation circuit**

The timing generation circuit generates timing signals for operating internal circuits such as the DD RAM, CG ROM and CG RAM.

The circuit is designed so that access by the MPU does not disturb the display. When data is written to the DD RAM, only the portion of RAM being written to is affected.

This circuit also generates timing signals which operate the extension driver (e.g. T6B23).

The relation between the timing signals in 1-Line Display mode is as shown below.




Fig. 5

Note 1: SEG1 to SEG50 Data for the T6B20

SEG51 to SEG400 Data for the extension driver

Note 2: In 2-Line Display mode, "SEG400 Data" changes to "SEG200 Data".


• **LCD driver circuit**

The LCD drive circuit consists of 16 row drivers and 50 column drivers.

When the character font type and the number of lines have been selected by the appropriate command, the valid row drivers automatically output drive waveforms, and the other row drivers output OFF waveforms.

• **Cursor / blink display control circuit**

This circuit generates the cursor or blink display. The cursor or blink is displayed in the digit which corresponds to the DD RAM address set in the Address Counter.
When the Address Counter is set to 05H, the cursor is displayed as shown below.



Note: The cursor or blink is also displayed when a CG RAM address is set in the Address Counter. In this case the cursor or blink is displayed regardless of the DD RAM address.

• **Reset**

When $\overline{\text{RST}} = \text{L}$, the T6B20 is reset and commands (1) to (4) are automatically executed. If a Hand Reset is not used, the MPU should execute commands (1) to (4).

- (1) Display Clear
- (2) Set Function BL = 1 : The blink is displayed by switching between all dots ON and the displayed characters.
 N = 0 : 1-line display
 F = 0 : 5 × 7-dot character font
- (3) Set Entry mode I / D = 1: +1
 S = 0 : No Shift
- (4) Display ON / OFF Control D = 0 : Display OFF
 C = 0 : Cursor OFF
 B = 0 : Blink OFF

• **Key matrix, LED control circuit**

This control circuit generates key scan signals and LED control signals. The key data input to SWC1 to SWC8 are converted to serial data and output from SOD. SWS1 to SWS8 output the key scan signals and the LED data signals. LE1 to LE2 output the LED Enable signals.

The T6B20 controls a 2 × 8 LED matrix using a LED data signal and an Enable signal.

The key scan signals and the LED control signals are shown in Fig. 6.




Fig. 6

Note: D: LED control signals

* D10 to D17: The data on each bit of the LER1

** D20 to D27: The data on each bit of the LER2

°: Key scan signal

The structure of the 8 × 8-key scan matrix and the 2 × 8 LED matrix is shown in Fig. 7.






Fig. 7

• **Interface to MPU**

(1) Input data format




(2) Output data format



	LB0	LB1	LB2
SWS1	0	0	0
SWS2	1	0	0
SWS3	0	1	0
SWS4	1	1	0
SWS5	0	0	1
SWS6	1	0	1
SWS7	0	1	1
SWS8	1	1	1

If a key is pushed to swap SWS2 and SWC6.



Instruction

The MPU can directly control four registers. While the T6B20 is executing an instruction, it cannot execute any other command.
 If a command is being executed repeatedly, a wait time must be allowed between successive commands.

Description of Instructions

Instruction	Code										Description	Working Time f _{osc} = 250 kHz (Max)	
	RS1	RS2	D7	D6	D5	D4	D3	D2	D1	D0			
Clear Display	0	0	0	0	0	0	0	0	0	0	1	Clears all display data and sets the DD RAM address to 00H.	1.64 ms
Return Home	0	0	0	0	0	0	0	0	0	1	*	Sets the DD RAM address 00H and returns the display to home position. The contents of the DD RAM do not change.	1.64 ms
Set Entry Mode	0	0	0	0	0	0	0	0	1	I / D	S	Sets cursor shift direction and display shift. These operations are executed, when data is written.	40 μs
Display ON / OFF Control	0	0	0	0	0	0	0	1	D	C	B	Sets ON / OFF for entire display (D), cursor ON / OFF (C), cursor position blink (B).	40 μs
Cursor / Display shift	0	0	0	0	0	0	1	S / C	R / L	*	*	Shifts cursor and display without changing DD RAM contents.	40 μs
Set Function	0	0	0	0	1	BL	N	F	T	*	*	Sets blink mode (BL), sets number of display lines (N), character font (F), and test mode (T).	40 μs
Set the CG RAM Address	0	0	0	1	CG RAM Address						Sets the CG RAM Address.	40 μs	
Set the DD RAM Address	0	0	1	DD RAM Address						Sets the DD RAM Address.	40 μs		
Write Data to the CG RAM or DD RAM	0	1	Write Data						Writes data into the CG RAM or DD RAM.	46 μs			
Write LED Data (1)	1	0	Write Data						Writes data into the LED data register (LER1)	0 μs			
Write LED Data (2)	1	1	Write Data						Writes data into the LED data register (LER2)	0 μs			

Instruction	Code										Description	Working Time f _{osc} = 250 kHz (Max)
	RS1	RS2	D7	D6	D5	D4	D3	D2	D1	D0		
—	I / D = 1 : Increment I / D = 0 : Decrement S = 1 : Display Shift ON S / C = 1 : Display Shift S / C = 0 : Cursor Shift R / L = 1 : Shift to the Right R / L = 0 : Shift to the Left BL = 1 : Display Blink ON (all dots ON) BL = 0 : Display Blink ON (character-character reverse image) N = 1 : 2-Line display N = 0 : 1-Line display F = 1 : 5 × 10 dots F = 0 : 5 × 7 dots T = 1 : Enable Test Mode T = 0 : Cancel Test Mode											

*: invalid

● Clear Display

	RS1	RS2	D7	-----						D0
Instuction Code	0	0	0	0	0	0	0	0	0	1

When the T6B20 executes this instruction, code 20H (code 20H must be the “Space code”) is written to every address in the DD RAM. This command resets the DD RAM address in the Address Counter.

The display is inhibited and the cursor or blink is moved to the left of the display. (In 2-Line Display mode, the cursor moves to the left of 1st line of the display.) The I / D of Entry mode is set to 0. The S of Entry mode does not change.

● Return Home

	RS1	RS2	D7	-----						D0
Instuction Code	0	0	0	0	0	0	0	0	1	*

*: invalid

The DD RAM address in the Address Counter is reset by this instruction, and the display shift is cancelled (this is known as returning to the home position). The contents of the DD RAM do not change. The cursor or blink moves to the extreme left of the display. (In 2-Line Display mode, the cursor moves to the extreme left of the 1st line of the display.)

● **Set Entry mode**

	RS1	RS2	D7	-----					D0	
Instuction Code	0	0	0	0	0	0	0	1	I/D	S

I / D : The Address Counter is incremented (I / D = 1) or decremented (I / D = 0) after the data has been written to or read from DD RAM.

The same is true when date is written to or read from CG RAM.

S : If S = 1, the entire display is shifted left (I / D = 1) or right (I / D = 0) when data is written to the DD RAM. (The cursor position does not move)
 If S = 0, the display is not shifted.

● **Display ON / OFF control**

	RS1	RS2	D7	-----					D0	
Instuction Code	0	0	0	0	0	0	1	D	C	B

D : D = 1, display is ON; D = 0, display is OFF.

When D is reset, the contents of the DD RAM do not change. Therefore, the contents can be displayed as before by setting D.

C : C = 1, cursor display is ON; C = 0, cursor display is OFF.

5 × 7-dot character font : cursor display uses 5 dots on the 8th line

5 × 10-dot character font : cursor display uses 5 dots on the 11th line

B : B = 1, character blink is ON (same position of cursor position); B = 0, character blink is OFF.

Selectable blink: All dots on

Character-character reverse image


Cursor and blink can operate at same time.

Blink period: Font 5 × 7-dot, fosc = 250kHz

$$(1 / 250 \text{ k}) \times 5 \times 80 \times 8 \times 32 = 409.6 \text{ (ms)}$$


$$\text{Font } 5 \times 10\text{-dot, fosc} = 250 \text{ kHz}$$

$$(1 / 250 \text{ k}) \times 5 \times 80 \times 11 \times 32 = 563.2 \text{ (ms)}$$






← Cursor


(1) Cursor display example (5 × 7dots)



(2) Blink display example (BL = 1)



● Cursor Display Shift




When this instruction is executed, the cursor or display is shifted to the right or left without display data being written or read.

In 2-Line Display mode, the cursor is shifted from the 40th digit of the 1st line to the 1st digit of the 2nd line.

S / C	R / L	Functions	Address Counter (AC)
0	0	Shift the cursor to the left.	AC = AC - 1
0	1	Shift the cursor to the right.	AC = AC + 1
1	0	Shift the whole display to the left. The cursor follows the display shift direction.	AC = AC
1	1	Shift the whole display to the right. The cursor follows the display shift direction.	AC = AC

When S / C = 1, the contents of the Address Counter do not change.

● Set Function




- BL : BL = 1, Blink ON (All dots ON)
- BL = 0, Blink ON (character reverse image-character)
- N : N = 0, 1-line display mode
- N = 1, 2-line display mode
- F : F = 0, 5 × 7-dot character font
- F = 1, 5 × 10-dot character font


N	F	Display Lines	Character Font	DUTY
0	0	1	5 × 7 dots	1 / 8
0	1	1	5 × 10 dots	1 / 11
1	*	2	5 × 7 dots	1 / 16

T : T = 1, Test mode
 Executing this instruction, sets T = 0.

Note: Execute this instruction first in a program before executing any other instructions.
 After this instruction has been used once, it cannot be used again, except to change the Blink mode setting.




(1) BL = 1




(2) BL = 0

- **Set CG RAM Address**




This instruction writes the CG RAM address data (e.g. AAAAAA (bin)) into the Address Counter.

- **Set DD RAM Address**



This instruction writes the DD RAM address data (e.g. AAAAAAA (bin)) into the Address Counter.

- **Write Data to DD RAM or CG RAM**




This instruction writes 8-bit data (e.g. DDDDDDDD (bin)) to DD RAM or CG RAM.

The previous instruction (Set DD RAM or CG RAM Address) determines whether the data will be written to DD RAM or CG RAM.

Before this instruction is executed, the Set DD RAM or CG RAM Address instruction must be executed.

After the data has been written, the address is automatically incremented or decremented by 1.


- **Write LED data (1)**



This instruction writes 8-bit data (e.g. DDDDDDDD (bin)) to LER1 (LED Data register 1).

This data controls eight LEDs using outputs SWS1 to SWS8 and LE1.

- **Write LED data (2)**



This instruction writes 8-bit data (e.g. DDDDDDDD (bin)) to LER2 (LED Data register 2).


This data controls eight LEDs using outputs SWS1 to SWS8 and LE2.

Power Supply for LCD Drive


Various voltage levels must be applied to the T6B20's pins VLC1 to VLC5 to obtain the LCD drive waveforms. The voltage levels vary according to the duty factor. The following table shows the relation between the two.

Duty Factor		1 / 8, 1 / 11	1 / 16
Power Supply	Bias	$\frac{1}{4}$	$\frac{1}{5}$
	VLC1		$V_{DD} - 1/4V_{LCD}$
VLC2		$V_{DD} - 1/2V_{LCD}$	$V_{DD} - 2/5V_{LCD}$
VLC3		$V_{DD} - 1/2V_{LCD}$	$V_{DD} - 3/5V_{LCD}$
VLC4		$V_{DD} - 3/4V_{LCD}$	$V_{DD} - 4/5V_{LCD}$
VLC5		$V_{DD} - V_{LCD}$	$V_{DD} - V_{LCD}$

$$V_{LCD} = V_{DD} - V_{LC5}$$



(1) 1/4 Bias




(2) 1/5 Bias

The Relation Between Oscillation Frequency and LCD Frame Frequency

LCD frame frequency example ($f_{osc} = 250 \text{ kHz}$)


(1) 1 / 8 duty cycle



$$1 \text{ frame} = 4 \mu\text{s} \times 400 \times 8 = 12800 \mu\text{s} = 12.8 \text{ms}$$

$$\text{frame frequency} = \frac{1}{12.8 \text{ms}} = 78.1 \text{Hz}$$


(2) 1 / 11 duty cycle



1 frame = $4\mu\text{s} \times 400 \times 11 = 17600\mu\text{s} = 17.6\text{ms}$

frame frequency = $\frac{1}{17.6\text{ms}} = 56.8\text{Hz}$

(3) 1 / 16 duty cycle



1 frame = $4\mu\text{s} \times 200 \times 16 = 12800\mu\text{s} = 12.8\text{ms}$

frame frequency = $\frac{1}{12.8\text{ms}} = 78.1\text{Hz}$

Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit
Power Supply Voltage (1)	V _{DD}	-0.3 to 7.0	V
Power Supply Voltage (2)	V _{LC1} to V _{LC5}	V _{DD} - 13.5 to V _{DD} + 0.3	V
Input Voltage	V _{IN}	-0.3 to V _{DD} + 0.3	V
Operating Temperature	T _{opr}	-20 to 75	°C
Storage Temperature	T _{stg}	-55 to 125	°C

Note 1: All voltage values are referenced to V_{SS} = 0 V.

Note 2: Ensure that the following condition is always maintained.

$V_{DD} \geq V_{LC1} \geq V_{LC2} \geq V_{LC3} \geq V_{LC4} \geq V_{LC5}$

Electrical Characteristics

DC Characteristics


Test Conditions

(Unless Otherwise Noted, $V_{DD} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = -20\text{ to }75^\circ\text{C}$)

Item	Symbol	Test Circuit	Test Conditions	Min	Typ.	Max	Unit	Pin Name
Operating Voltage (1)	V_{DD}	—	—	4.5	—	5.5	V	—
Operating Voltage (2)	V_{LCD}	—	$V_{LCD} = V_{DD} - V_{LC5}$	3.0	—	11.0	V	—
Input Voltage (1)	L Level	V_{IH1}	—	$V_{DD} - 1.0$	—	V_{DD}	V	SCK, SID RST
	H Level	V_{IL1}	—	0	—	1.0	V	
Hysteresis Voltage		V_H	—	—	0.7	—	V	SCK, SID RST
Input Voltage (2)	L Level	V_{IH2}	—	$V_{DD} - 1.2$	—	V_{DD}	V	SWC1 to SWC8
	H Level	V_{IL2}	—	0	—	1.9	V	
Output Voltage (1)	L Level	V_{OH1}	—	$I_{OH} = -0.625\text{ mA}$	$V_{DD} - 0.3$	—	V	D, SCP LP, EO, FR
	H Level	V_{OL1}	—	$I_{OL} = 0.625\text{ mA}$	—	0.3	V	
Output Voltage (2)	L Level	V_{OH2}	—	$I_{OH} = -1.6\text{ mA}$	2.4	—	V	SOD
	H Level	V_{OL2}	—	$I_{OH} = -250\text{ }\mu\text{A}$	$V_{DD} - 0.8$	—	V	
—			$I_{OL} = 2.0\text{ mA}$	—	—	0.4	V	
Output Voltage (3)	L Level	V_{OH3}	—	$I_{OH} = -250\text{ }\mu\text{A}$	$V_{DD} - 0.8$	—	V	SWS1 to SWS8 LE1, LE2
	H Level	V_{OL3}	—	$I_{OL} = 2.0\text{ mA}$	—	0.4	V	
Row Output Resistance	RCOM	—	$I_d = \pm 50\text{ }\mu\text{A}$	—	—	20	k Ω	COM1 to 16
Column Output Resistance	RSEG	—	$I_d = \pm 50\text{ }\mu\text{A}$	—	—	30	k Ω	SEG1 to 50
Input Leakage Current	I_{IL}	—	$V_{IN} = 0\text{ to }V_{DD}$	—	—	1	μA	SCK, SID
Power Supply Current	I_{DD}	—	All Outputs Open	—	—	800	μA	V_{DD}

AC Characteristics


- Serial interface




Test Conditions (Unless Otherwise Noted, $V_{DD} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = -20\text{ to }75^\circ\text{C}$)

Item	Symbol	Min	Typ.	Max	Unit
SCK Cycle Time	t_{cyc}	2000	4000	8000	ns
SCK High Width	PWH	$\frac{t_{cyc}}{2} - 100$	—	—	ns
SCK Low Width	PWL	$\frac{t_{cyc}}{2} - 100$	—	—	ns
Data Set-up Time to SCK	t_{DS}	50	—	—	ns
Data Hold Time form SCK	t_{DH}	120	—	—	ns
Data Delay Time form SCK	t_{DD1}	—	—	300	ns

Note: AC Testing load circuit for SOD



- Power-on sequence




Test Conditions ($V_{SS} = 0\text{ V}$, $T_a = -20\text{ to }75^\circ\text{C}$)

Item	Symbol	Min	Typ.	Max	Unit
Command Disable Time	t_{CD}	—	—	15	ms

• Expansion driver interface


(e.g. T6B23)




Test Conditions (Unless Otherwise Noted, $V_{DD} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = -20\text{ to }75^\circ\text{C}$)

Item	Symbol	Min	Max	Unit
SCP Cycle Time	t_{SCY}	2000	—	ns
SCP Pulse Width	$t_{SWH, L}$	800	—	ns
SCP Rise and Fall Time	t_{sr}, t_{sf}	—	100	ns
Data Delay from SCP	t_{DD2}	—	100	ns
LP Set-up Time SCP	t_{LS}	-120	0	ns
LP Hold Time from SCP	t_{LH}	-100	0	ns
EO Delay Time from SCP	t_{ED}	—	100	ns
EO Hold Time from SCP	t_{EH}	-100	0	ns
FR Delay Time from SCP	t_{FD1}	-100	100	ns


Note: AC testing load circuit for interface timing




Application Circuit



Application-A






Application-B



Package Dimensions

QFP100-P-1420-0.65J

Unit : mm



Weight : 1.6g (Typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.