
Features

- Integrated PLL Loop Filter
- ESD Protection (4 kV HBM/ 200 V MM; Except Pin 2: 4 kV HBM/ 100 V MM) also at ANT1/ANT2
- High Output Power (8.0 dBm) with Low Supply Current (9.0 mA)
- Modulation Scheme ASK/FSK
 - FSK Modulation is Achieved by Connecting an Additional Capacitor Between the XTAL Load Capacitor and the Open Drain Output of the Modulating Microcontroller
- Easy to Design-in Due to Excellent Isolation of the PLL from the PA and Power Supply
- Single Li-cell for Power Supply
- Supply Voltage 2.0 V to 4.0 V in the Temperature Range of -40°C to 85°C/125°C
- Package TSSOP8L
- Single-ended Antenna Output with High Efficient Power Amplifier
- CLK Output for Clocking the Microcontroller
- One-chip Solution with Minimum External Circuitry
- 125°C Operation for Tire Pressure Systems

Description

The T5753 is a PLL transmitter IC which has been developed for the demands of RF low-cost transmission systems at data rates up to 32 kBaud. The transmitting frequency range is 310 MHz to 330 MHz. It can be used in both FSK and ASK systems.

Figure 1. System Block Diagram



UHF ASK/FSK Transmitter

T5753

Preliminary


Rev. 4510D-RKE-08/02





Pin Configuration

Figure 2. Pinning TSSOP8L




Pin Description

Pin	Symbol	Function	Configuration
1	CLK	Clock output signal for microcontroller The clock output frequency is set by the crystal to f _{XTAL} / 4	
2	PA_ENABLE	Switches on power amplifier, used for ASK modulation	PA_ENABLE 50k Uref=1.1V
3	ANT2	Emitter of antenna output stage	⊥ ANT1
4	ANT1	Open collector antenna output	
5	XTAL	Connection for crystal	XTAL 182 mA
6	VS	Supply voltage	See ESD protection circuitry (see Figure 8)
7	GND	Ground	See ESD protection circuitry (see Figure 8)
8	ENABLE	Enable input	ENABLE 200k

2 **T5753**

Figure 3. Block Diagram



General Description

This fully integrated PLL transmitter allows particularly simple, low-cost RF miniature transmitters to be assembled. The VCO is locked to $32 f_{XTAL}$ hence a 9.8438 MHz crystal is needed for a 315 MHz transmitter. All other PLL and VCO peripheral elements are integrated.

The XTO is a series resonance oscillator so that only one capacitor together with a crystal connected in series to GND are needed as external elements.

The crystal oscillator together with the PLL needs typically <3 ms until the PLL is locked and the CLK output is stable. There is a wait time of \geq 1 ms until the CLK is used for the microcontroller and the PA is switched on.

The power amplifier is an open-collector output delivering a current pulse which is nearly independent from the load impedance. The delivered output power is hence controllable via the connected load impedance.

This output configuration enables a simple matching to any kind of antenna or to 50 Ω . A high power efficiency of $\eta = P_{out}/(I_{S,PA}~V_S)$ of 40% for the power amplifier results when an optimized load impedance of $Z_{Load} = (255 + j192)~\Omega$ is used at 3 V supply voltage.




R
- W

Functional Description	If ENABLE = L and the PA_ENABLE = L, the circuit is in standby mode consuming only a very small amount of current so that a lithium cell used as power supply can work for several years.
	With ENABLE = H the XTO, PLL and the CLK driver are switched on. If PA_ENABLE remains L only the PLL and the XTO is running and the CLK signal is delivered to the microcontroller. The VCO locks to 32 times the XTO frequency.
	With ENABLE = H and PA_ENABLE = H the PLL, XTO, CLK driver and the power amplifier are on. With PA_ENABLE the power amplifier can be switched on and off, which is used to perform the ASK modulation.
ASK Transmission	The T5753 is activated by ENABLE = H. PA_ENABLE must remain L for typically \geq 3 ms, then the CLK signal can be taken to clock the microcontroller and the output power can be modulated by means of Pin PA_ENABLE. After transmission PA_ENABLE is switched to L and the microcontroller switches back to internal clocking. The T5753 is switched back to standby mode with ENABLE = L.
FSK Transmission	The T5753 is activated by ENABLE = H. PA_ENABLE must remain L for typically \geq 3 ms, then the CLK signal can be taken to clock the microcontroller and the power amplifier is switched on with PA_ENABLE = H. The chip is then ready for FSK modulation. The microcontroller starts to switch on and off the capacitor between the XTAL load capacitor and GND with an open-drain output port, thus changing the reference frequency of the PLL. If the switch is closed, the output frequency is lower than if the switch is open. After transmission PA_ENABLE is switched to L and the microcontroller switches back to internal clocking. The T5753 is switched back to standby mode with ENABLE = L.
	The accuracy of the frequency deviation with VTAL culling method is shout 1050(when

The accuracy of the frequency deviation with XTAL pulling method is about $\pm 25\%$ when the following tolerances are considered.

Figure 4. Tolerances of Frequency Modulation



Using C₄ = 8.2 pF ±5%, C₅ = 10 pF ±5%, a switch port with CS_{witch} = 3 pF ±10%, stray capacitances on each side of the crystal of C_{Stray1} = C_{Stray2} = 1 pF ±10%, a parallel capacitance of the crystal of C₀ = 3.2 pF ±10% and a crystal with C_M = 13 fF ±10%, an FSK deviation of ±21.5 kHz typical with worst case tolerances of ±16.25 kHz to ±28.01 kHz results.

CLK Output An output CLK signal is provided for a connected microcontroller, the delivered signal is CMOS compatible if the load capacitance is lower than 10 pF.

Clock Pulse Take-over The clock of the crystal oscillator can be used for clocking the microcontroller. Atmel's M4xCx9x has the special feature of starting with an integrated RC-oscillator to switch on the T5753 with ENABLE = H, and after 1 ms to assume the clock signal of the transmission IC, so that the message can be sent with crystal accuracy.

Output Matching and Power Setting

The output power is set by the load impedance of the antenna. The maximum output power is achieved with a load impedance of $Z_{Load,opt} = (255 + j192) \Omega$. There must be a low resistive path to V_S to deliver the DC current.

The delivered current pulse of the power amplifier is 9 mA and the maximum output power is delivered to a resistive load of 400 Ω if the 1.0 pF output capacitance of the power amplifier is compensated by the load impedance.

An optimum load impedance of:


 Z_{Load} = 400 $\Omega \parallel j/(2 \times \pi 1.0 \text{ pF})$ = (255 + j192) Ω thus results for the maximum output power of 8 dBm.

The load impedance is defined as the impedance seen from the T5753's ANT1, ANT2 into the matching network. Do not confuse this large signal load impedance with a small signal input impedance delivered as input characteristic of RF amplifiers and measured from the application into the IC instead of from the IC into the application for a power amplifier.

Less output power is achieved by lowering the real parallel part of 400 Ω where the parallel imaginary part should be kept constant.

Output power measurement can be done with the circuit of Figure 5. Note that the component values must be changed to compensate the individual board parasitics until the T5753 has the right load impedance $Z_{Load,opt} = (255 + j192) \Omega$. Also the damping of the cable used to measure the output power must be calibrated out.





Application Circuit For the blocking of the supply voltage a capacitor value of $C_3 = 68 \text{ nF/X7R}$ is recommended (see Figure 6 and Figure 7). C_1 and C_2 are used to match the loop antenna to the power amplifier where C_1 typically is 22 pF/NP0 and C_2 is 10.8 pF/NP0 (18 pF + 27 pF in series); for C_2 two capacitors in series should be used to achieve a better tolerance value and to have the possibility to realize the $Z_{Load,opt}$ by using standard valued capacitors.

 C_1 forms together with the pins of T5753 and the PCB board wires a series resonance loop that suppresses the 1st harmonic, hence the position of C_1 on the PCB is important. Normally the best supression is achieved when C_1 is placed as close as possible to the Pins ANT1 and ANT2.


The loop antenna should not exceed a width of 1.5 mm, otherwise the Q-factor of the loop antenna is too high.

 L_1 ([50 nH to 100 nH) can be printed on PCB. C_4 should be selected that the XTO runs on the load resonance frequency of the crystal. Normally, a value of 12 pF results for a 15 pF load-capacitance crystal.





Figure 6. ASK Application Circuit



6

Figure 7. FSK Application Circuit









Figure 8. ESD Protection Circuit



Absolute Maximum Ratings

Parameters	Symbol	Minimum	Maximum	Unit
Supply voltage	V _S		5	V
Power dissipation	P _{tot}		100	mW
Junction temperature	Tj		150	°C
Storage temperature	T _{stg}	-55	125	°C
Ambient temperature	T _{amb}	-55	125	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R _{thJA}	170	K/W

8

Electrical Characteristics

 $V_{\rm S}$ = 2.0 V to 4.0 V, $T_{\rm amb}$ = -40°C to 125°C unless otherwise specified. Typical values are given at $V_{\rm S}$ = 3.0 V and $T_{\rm amb}$ = 25°C. All parameters are referred to GND (Pin 7).

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Supply current	Power down, $V_{ENABLE} < 0.25 V$, -40°C to 85°C $V_{PA-ENABLE} < 0.25 V$, -85°C to +125°C $V_{PA-ENABLE} < 0.25 V$, 25°C (100% correlation tested)	I _{S_Off}		<10	350 7	nA μA nA
Supply current	Power up, PA off, $V_S = 3 V$, $V_{ENABLE} > 1.7 V$, $V_{PA-ENABLE} < 0.25 V$	I _S		3.7	4.8	mA
Supply current	Power up, $V_S = 3.0 V$, $V_{ENABLE} > 1.7 V$, $V_{PA-ENABLE} > 1.7 V$	I _{S_Transmit}		9	11.6	mA
Output power	V_{S} = 3.0 V, T _{amb} = 25°C, f = 315 MHz, Z _{Load} = (255 + j192) Ω	P _{Ref}	6.0	8.0	10.5	dBm
Output power variation for the full temperature range	$T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C,$ $V_{S} = 3.0 \text{ V}$ $V_{S} = 2.0 \text{ V}$	ΔP_{Ref} ΔP_{Ref}			-1.5 -4.0	dB dB
Output power variation for the full temperature range	$T_{amb} = -40^{\circ}C \text{ to } +125^{\circ}C,$ $V_{S} = 3.0 \text{ V}$ $V_{S} = 2.0 \text{ V},$ $P_{Out} = P_{Ref} + \Delta P_{Ref}$	$\Delta P_{Ref} \ \Delta P_{Ref}$			-2.0 -4.5	dB dB
Achievable output-power range	Selectable by load impedance	P _{Out_typ}	0		8.0	dBm
Spurious emission				-55 -52		dBc dBc
Oscillator frequency XTO (= phase comparator frequency)	$\label{eq:tau} \begin{array}{l} f_{XTO} = f_0/32 \\ f_{XTAL} = \mbox{resonant frequency of the} \\ XTAL, \ C_M \leq 10 \ \mbox{fF}, \ \mbox{load capacitance} \\ \ \mbox{selected accordingly} \\ T_{amb} = -40^\circ\mbox{C to} +85^\circ\mbox{C}, \\ T_{amb} = -40^\circ\mbox{C to} +125^\circ\mbox{C} \\ \end{array}$	f _{xto}	-30 -40	f _{XTAL}	+30 +40	ppm ppm
PLL loop bandwidth				250		kHz
Phase noise of phase comparator	Referred to $f_{PC} = f_{XT0,}$ 25 kHz distance to carrier			-116	-110	dBc/Hz
In loop phase noise PLL	25 kHz distance to carrier			-86	-80	dBc/Hz
Phase noise VCO	at 1 MHz at 36 MHz			-94 -125	-90 -121	dBc/Hz dBc/Hz
Frequency range of VCO Clock output frequency (CMOS microcontroller compatible)		f _{VCO}	310	f ₀ /128	330	MHz MHz
Voltage swing at Pin CLK	$C_{Load} \le 10 \text{ pF}$	V _{0h} V _{0l}	$V_{S} \times 0.8$	<u> </u>	$V_{S} \times 0.2$	V V
Series resonance R of the crystal		Rs		<u></u>	110	Ω
Capaictive load at Pin XT0					7	pF
FSK modulation frequency rate	Duty cycle of the modulation signal = 50%		0		32	kHz





Electrical Characteristics

 $V_{S} = 2.0 \text{ V}$ to 4.0 V, $T_{amb} = -40^{\circ}\text{C}$ to 125°C unless otherwise specified. Typical values are given at $V_{S} = 3.0 \text{ V}$ and $T_{amb} = 25^{\circ}\text{C}$. All parameters are referred to GND (Pin 7).


Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
ASK modulation frequency rate	Duty cycle of the modulation signal = 50%		0		32	kHz
ENABLE input	Low level input voltage High level input voltage Input current high	V _{II} V _{Ih} I _{In}	1.7		0.25 20	V V μA
PA_ENABLE input	Low level input voltage High level input voltage Input current high	V _{II} V _{Ih} I _{In}	1.7		0.25 5	V V μA

Ordering Information

Extended Type Number	Package	Remarks
T5753-6AQ	TSSOP8L	Taped and reeled

Package Information

Package: TSSOP 8L Dimensions in mm



Drawing-No.: 6.543-5083.01-4 Issue: 1; 08.01.02



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel[®] is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

