

PS10 - Active High PS11 - Active Low

Initial Release

Quad Power Sequencing Controller

Features

 $\frac{1}{2}$ permo Board Available!

- □ Sequencing of Four or More* Supplies, ICs, or Subsystems
- Independently Programmable Delays Between Open Drain PWRGD Flags (5ms to 200ms)
- ±10V to ±90V Operation
- □ Tracking in Combination with Schottky Diodes
- Input Supervisors Including:
	- o UV/OV Lock Out/Enable
	- o Power-On-Reset (POR)
- Low Power Consumption, 0.4mA Supply Current
- □ Small SO-14 Package

*By Daisy-Chaining PS10/11's

Applications

- □ Power Supply Sequencing
- □ -48V Telecom and Networking Distributed Systems
- □ -24V Cellular and Fixed Wireless Systems
- □ -24V PBX Systems
- +48V Storage Systems
- □ FPGA, Microprocessor Tracking
- □ Industrial/Embedded System Timing/Sequencing
- □ High Voltage MEMs Driver's Supply Sequencing
- □ High Voltage Display Driver's Supply Sequencing

Description

Many of today's high performance FPGA's, Microprocessors, DSP and industrial/embedded subsystems require sequencing of the input power. Historically this has been accomplished: i) discretely using comparators, references & RC circuits; ii) using expensive programmable controllers; or iii) with low voltage sequencers requiring resistor drop downs and several high voltage optocoupler or level shift components.

The PS10/11 saves board space, improves accuracy, eliminates optocouplers or level shifts and reduces overall component count by combining four timers, programmable input UV/OV supervisors, a programmable POR and four 90V open drain outputs. A high reliability, high voltage, junction isolated process allows the PS10/11 to be connected directly across the high voltage input rails.

The power-on-reset interval (POR) may be programmed by a capacitor on Cramp. To sequence additional systems, PS10/11 may be daisy chained together. If at any time the input supply falls outside the UV/OV detector range the PWRGD outputs will immediately become IN-ACTIVE. Down sequencing may be accomplished with additional components (see page 11).

The PS10/PS11 is available in a space saving SO-14 package.

Typical Application Circuit/Waveform (49.9k pull-up on PS11 PWRGD pins)

04/07/03

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Absolute Maximum Ratings*

*Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Electrical Characteristics (-10V • V_{IN} • -90V, T_A = 25°C unless otherwise specified)

Supply (Referenced to V_{in} pin)

OV and UV Control (Referenced to V_{EE} pin)

Power Good Timing (Test Conditions: $C_{RAMP} = 10nF$, $V_{UV} = V_{EE} + 1.9V$, $V_{OV} = V_{EE} + 0.5V$)

*Note: Variations will track. For example if $t_{p_{WRGD,A}}$ is 250ms then so will be $t_{p_{WRGD-BIC/D}}$ Contact factory for tighter tolerance version.

Power Good Outputs (Test Conditions: $V_{UV} = V_{EE} + 1.9V$, $V_{OV} = V_{EE} + 0.5V$)

Ordering Information

PWRGD Logic

Pinout

Pin Description

PWRGD-D* – This open drain Power Good Output Pin is held inactive on initial power application and goes active a programmed time delay after PWRGD-C goes active.

PWRGD-C* – This open drain Power Good Output Pin is held inactive on initial power application and goes active a programmed time delay after PWRGD-B goes active.

PWRGD-B* – This open drain Power Good Output Pin is held inactive on initial power application and goes active a programmed time delay after PWRGD-A goes active.

PWRGD-A* – This open drain Power Good Output Pin is held inactive on initial power application and goes active one POR delay after the UV pin goes above its High threshold (provided V_{IN} stays within the UV/OV window during this period).

To function as an indicator a pullup resistor must be connected from this pin to a voltage rail no more than 90V from V_{EF} .

OV – This Over Voltage (OV) sense pin, when raised above its high threshold will immediately cause the Power Good Outputs to be pulled low. These outputs will remain low until the voltage on this pin falls below the low threshold limit, initiating a new start-up cycle.

UV – This Under Voltage (UV) sense pin, when lowered below its low threshold will immediately cause the Power Good Outputs to be pulled low. These outputs will remain low until the voltage on this pin rises above the low threshold limit, initiating a new start-up cycle.

V_{EE} - This pin is the negative terminal of the power supply input to the circuit.

 V_{in} – This pin is the positive terminal of the power supply input to the circuit and can withstand 90V with respect to V_{FF} .

TD – The resistor connected from this pin to V_{eff} pin sets the time delay from PWRGD-C going active to PWRGD-D going active.

TC – The resistor connected from this pin to V_{EE} pin sets the time delay from PWRGD-B going active to PWRGD-C going active.

TB – The resistor connected from this pin to V_{c} pin sets the time delay from PWRGD-A going active to PWRGD-B going active.

RAMP – This pin provides a current output so that a timing ramp is generated when a capacitor is connected. This timing Ramp is used to program POR and the time from satisfaction of the UV/OV supervisors to PWRGD-A.

TADJ– A voltage source (0-50mV) connected to this pin with respect to V_{EE} allows adjustment of the PWRGD-A time delay. This allows simple interface connectivity with a μ C D/A converter for adjustable timing. Normally this pin is tied to V_{EF} .

Functional Block Diagram

Functional Description

The PS10/PS11 are designed to sequence up to 4 power supply modules, ICs or subsystems when the backplane voltage is within the programmed Under-voltage and Overvoltage limits. The power good open drain outputs are sequentially enabled starting from PWRGD-A to PWRGD-D. The time delay between power goods is programmable up to 200ms simply by changing the value(s) of RTB, RTC, and RTD. The initial time between satisfaction of the UV/OV supervisors & PWRGD-A can be programmed with Cramp.

Description of Operation

During the initial power application, the Power Good pins are held low (rising with V_{in}) for PS10 and high for the PS11. Once the internal under voltage lock out has been satisfied, the circuit checks the input supply under voltage (UV) and over voltage (OV) sense circuits to ensure that the input voltage is within programmed limits. These limits are determined by the selected values for R1, R2, and R3, which form a voltage divider.

At the same time, a $10\mu A$ current source is enabled, charging the external capacitor connected to the ramp pin. The rise time of the ramp pin is determined by the value of the capacitor (10µA/Cramp). When the ramp voltage reaches 8.8V, the PWRGD-A pin will change into an active state. PWRGD-B will change into an active state after a programmed time delay from PWRGD-A inactive to active transition. PWRGD-C will change into an active state after a programmed time delay from PWRGD-B inactive to active transition. PWRGD-D will change into an active state after a programmed time delay from PWRGD-C inactive to active transition.

The controller continuously monitors the UV and OV pins as long as the internal UVLO and POR circuits are satisfied. At any time during the start up cycle or thereafter, crossing the UV low and OV high limits will cause an immediate discharge on Cramp and reset on the power good pins. When the input voltage returns to a value within the programmed UV and OV limits, a new start up sequence will initiate immediately.

Programming the Under and Over Voltage Limits

The UV and OV pins are connected to comparators with nominal 1.21V thresholds and 100mV of hysteresis (1.21V $±$ 50mV). They are used to detect under voltage and over voltage conditions at the input to the circuit. Whenever the OV pin rises above its high threshold (1.26V) or the UV pin falls below its low threshold (1.16V), the PWRGD outputs immediately deactivate.

Calculations can be based on either the desired input voltage operating limits or the input voltage shutdown limits. In the following equations the shutdown limits are assumed.

The undervoltage and overvoltage shut down thresholds can be programmed by means of the three resistor divider formed by R1, R2 and R3. Since the input currents on the UV and OV pins are negligible the resistor values may be calculated as follows:

 $UV_{\text{OFF}} = V_{\text{UV}} = 1.16 = (V_{\text{FEUV/off}}) \times (R2 + R3)/(R1 + R2 + R3)$

 $OV_{DEF} = V_{OM} = 1.26 = (V_{EFOV(off)}) \times R3/(R1+R2+R3)$

Where ($V_{\text{\tiny{EEUV(off)}}}$) and ($V_{\text{\tiny{EEOV(off)}}}$) relative to $V_{\text{\tiny{EE}}}$ are Under and Over Voltage Shut Down Threshold points.

If we select a divider current of 100 μ A at a nominal operating input voltage of 50 Volts, then

R1+R2+R3 = 50V/100µA = 500kΩ

From the second equation, for an OV shut down threshold of 65V, the value of R3 may be calculated.

 $OV_{OFF} = 1.26 = (65xR3)/500k$

 $R3 = (1.26x 500k)/65 = 9.69k$

The closest 1% value is 9.76kΩ.

From the first equation, for a UV shut down threshold of 35V, the value of R2 can be calculated.

 $UV_{OFF} = 1.16 = 35 \times (R2 + R3)/ 500k$

 $R2 = ((1.16 \times 500 \text{k})/35) - 9.76 \text{k} = 6.81 \text{k}$

6.81kΩ is a standard 1% value

Then

 $R1 = 500k - R2 - R3 = 483k\Omega$.

487k Ω , is a standard 1% value.

From the calculated resistor values the OV and UV start up threshold voltages can be calculated as follows:

 $UV_{ON} = V_{UVI} = 1.26 = (V_{EEUV(0)} / K (R2 + R3)/(R1 + R2 + R3)$ $OV_{ON} = V_{ON} = 1.16 = (V_{EFOV(00)})$ x R3/(R1+R2+R3)

Where $(\vee_{_{\mathsf{EEUV}(on)}})$ and $(\vee_{_{\mathsf{EEOV}(on)}})$ are Under and Over Voltage Start Up Threshold points relative to V_{EE} .

Then

 $(V_{EUV(0n)}) = 1.26 \times (R1 + R2 + R3)/(R2 + R3)$

$$
(\mathsf{V}_{\mathsf{EEUV(0n)}}) = 1.26 \times (487k + 6.81k + 9.76k)/(6.81k + 9.76k)
$$

= 38.29V

And

 $(V_{\text{FFOV(0D)}}) = 1.16 \times (R1 + R2 + R3)/R3$

 $(V_{EEOV(on)}) = 1.16 \times (487k + 6.81k + 9.76k)/9.76k = 59.85V$

Therefore, the circuit will start when the input supply voltage is in the range of 38.29V to 59.85V.

Undervoltage/Overvoltage Operation

Start-up Timing (PS11 PWRGD-A Active Low)

 $t_{\text{PWRGD-A}}$ is the time delay from $\mathsf{V}_{\text{\tiny{EEUV(on)}}}$ to PWRGD-A going active. It can be approximated by

$$
t_{\text{pwRGD-A}} = C_{\text{RAMP}} \times (V_{\text{INT}} - 1.2) / I_{\text{RAMP}}
$$

where

 C_{pamp} = capacitor connected from RAMP pin to V_{eff} pin V_{int} = internal regulated power supply voltage (10V typ) I_{RAMP} = 10µA charge current

PWRGD Flags Delay Programming

When the ramp voltage hits Vint – 1.2V, PWRGD-A becomes active indicating that the input supply voltage is within the programmed limits. PWRGD-B goes active after a programmed time delay after PWRGD-A went active. PWRGD-C goes active after a programmed time delay after PWRGD-B went active. PWRGD-D goes active after a programmed time delay after PWRGD-C went active.

The resistors connected from TB, TC, and TD to V_{EE} pin determines the delay times between the PWRGD flags.

The value of the resistors determines the capacitor charging and discharging current of a triangular wave oscillator. The oscillator output is fed into an 8-bit counter to generate the desired time delay.

The respective time delay is defined by the following equation:

$$
\mathbf{t}_{\text{rx}} = (255 \times 2 \times \mathbf{C}_{\text{osc}} \times \mathbf{V}_{\text{PP}})/I_{\text{CD}}
$$

and

$$
I_{\text{CD}} = Vbg / (4 \times R_{\text{TX}})
$$

Where

 t_{rx} = Time delay between respective PWRGD flags $\overline{C}_{\rm osc}$ = 120pF (internal oscillator capacitor) $V_{\text{PP}}^{\text{P}} = 8.2V$ (peak-to-peak voltage swing of oscillator) I_{co} = Charge and discharge current of oscillator Vbg = 1.2V (internal band gap reference) R_{TX} = Programming resistor at TB, TC, or TD

Combining the two equations and solving for R_{rx} yields:

$$
R_{Tx} = (Vbg \times t_{rx}) / (2040 \times C_{osc} \times V_{pp})
$$

= 0.6 x 10⁶ x t_{rx}

For a time delay of 200ms

$$
R_{Tx} = 0.6 \times 10^6 \times 0.2 = 120k
$$

For a time delay of 5ms

$$
R_{Tx} = 0.6 \times 10^6 \times 0.005 = 3k
$$

The following waveforms demonstrate the sequencing of the PWRGD flags:

PWRGD Timing (PS11)

Test conditions: $V_{IN} = 48V$, $C_{RAMP} = 10nF$, R_{TB} = 121k, R_{TC} = 60.4k, and R_{TD} = 47.0k.

PWRGD Timing (Minimum Delays)

Test conditions: V_{IN} = 48V, C_{RAMP} = 10nF, R_{TB} = 3.3k, $R_{\text{TC}} = 3.3k$, $R_{\text{TD}} = 3.3k$, $R_{\text{PULL-UP}} = 47k$.

Relative to Negative Rail

PWRGD Timing (Maximum Delays)

Test conditions: V_{IN} = 48V, C_{RAMP} = 10nF, R_{TB} = 121k, R_{TC} = 121k, R_{TD} = 121k, $R_{PULL-UP}$ = 47k.

PS11 Power Down Sequence after UV_{OFF}

Test conditions: $C_{RAMP} = 10nF$, $R_{TB} = 3.3k$, $R_{TC} = 3.3k$, $R_{TD} =$ 3.3k, $R_{\text{p}_\text{UL-LUP}} = 47k$, $C_{\text{p}_\text{WRGD_B}} = 0.47 \mu F$, $C_{\text{p}_\text{WRGD_C}} = 0.94 \mu F$, $C_{p_{WRGD}} = 1.41 \mu F$, $V_{\text{UVOFF}} = 33.4 V$, the assumed brick turnoff threshold is 2.7V min TTL logic high. See power down sequencing on Page 11.

Relative to Negative Rail

PS11 Power Down Sequence after OV_{OFF}

Test conditions: C_{RAMP} = 10nF, R_{TB} = 3.3k, R_{TC} = 3.3k, R_{TD} = 3.3k, $R_{\text{p}_{\text{ULL-UP}}}= 47k$, $C_{\text{p}_{\text{WRGB_B}}} = 0.47 \mu F$, $C_{\text{p}_{\text{WRGB_C}}} = 0.94 \mu F$, $C_{\text{PWRGD D}} = 1.41 \mu\text{F}$, $V_{\text{ovOFF}} = 61.6 \text{V}$, the assumed brick turnoff threshold is 2.7V min TTL logic high. See power down sequencing on Page 11.

PWRGD Output Configuration

The PS10 and PS11 open drain power good outputs can be connected directly to the Enable pins of the DC/DC converter. The internal pull-up and clamp of the DC/DC converter sets the logic High Enable/Disable voltage.

PWRGD Output Configuration, cont'd.

Opto-isolated Enable

Some applications require opto-isolator interface to the Enable pin of the DC/DC converter. Make sure that the current transfer ratio of the opto-coupler selected is at least 100% to ensure proper pull-down current on the Enable pin.

Opto-isolated Enable, cont'd.

Increasing the Under and Over Voltage Hysteresis

If the internal UV hysteresis is insufficient for a particular system application, then it may be increased by using separate resistor dividers for UV and OV and providing a resistor feedback from UV pin to the PWRGD pin.

Increasing the Under and Over Voltage Hysteresis, cont'd.

Power Down Sequencing

In some applications, a power down sequence may be required. To accomplish this, a capacitor is connected to the power good pins that need to be sequenced down. The power good turn off delays can be approximated by

$$
\begin{aligned} T_{_{PWRGD\text{-}B(\text{off})}} & = C1 \times V_{_{ENOFF}} \text{ / } I_{_{PULLUP}} \text{ , } \\ T_{_{PWRGD\text{-}C(\text{off})}} & = C2 \times V_{_{ENOFF}} \text{ / } I_{_{PULLUP}} \text{ , } \\ T_{_{PWRGD\text{-}D(\text{off})}} & = C3 \times V_{_{ENOFF}} \text{ / } I_{_{PULLUP}} \text{ , } \\ \end{aligned}
$$

where:

 $T_{PWRGD-B(off)}$ -Time delay from PWRGD-A going High to PWRGD-B going high.

 $T_{p_{WRGD\text{-}GOH}}$ -Time delay from PWRGD-A going High to PWRGD-C going high.

 $T_{PWRGD-DO(off)}$ -Time delay from PWRGD-A going High to PWRGD-D going high.

 V_{ENOFF} - DC/DC minimum off voltage (2.7V typ)

 $I_{p_{U|IUP}}$ - DC/DC /EN pin pull-up current (1mA typ)

Note: Adding C1, C2, C3 will have a negligible affect on the power good fall time.

PS10 Power Good Clamp

If the active high enabled dc/dc converter used does not have an internal clamp, an external zener diode may be used to protect the module.

Extending the PWRGD-A time Delay

The time delay from UV high to PWRGD-A active can be extended by connecting a low impedance voltage source like a DAC output during start-up. A voltage 0 to 50mV applied to the TADJ pin will reduce the 10µA Cramp charging current according to:

 $I_{RAMP} = 10 \mu A - V_{TADI} / 5K$

Reducing the charging current will extend the PWRGD-A delay by:

 $T_{PWRGD-A} = (C_{RAMP} \times 8.8 \text{V})/(10 \mu\text{A} - \text{V}_{TAD}/5 \text{K})$

Rearranging the equation

 $V_{TADJ} = 5k \times (10\mu A - C_{RAMP} \times 8.8 \text{V/T}_{PWRGD-A})$

For a 20ms delay, for example,

 V_{TADJ} = 5k x (10µA – 10nF x 8.8V/ 20ms) = 0.028V

Typical Application Circuit for a 12V Non-Isolated System

Most FPGAs, Processors, ASICs, and DSPs require sequencing and rail voltage limititation during start-up and power down sequence of its rails. A typical requirement is: V_{DD} CORE must not exceed V_{DD} IO more than 0.6V and V_{DD} IO must not exceed V_{IN} at any time. This can be accomplished by sequencing the dc/dc converters by the following manner:

Turn On: V_{DD} CORE first, V_{DD} IO second, and V_{IN} last.

Tun-Off: V_{IN} first, V_{DD} | O second, and V_{DD} CORE last.

The Schottky diodes will limit the voltage between the rails to around 0.3V @ 3A during the power-up and power-down sequence.

Assuming that the /EN pins of the dc/dc converters have no pull-up and have a 1.0V turn-off threshold, the power-down sequence time delays can be approximated by:

 $T_{PWRGD-C}$ to $T_{PWRGD-B}$ = 1µF x 1V / 1mA = 1ms

 $T_{PWRGD-B}$ to $T_{PWRGD-A} = (2\mu F - 1\mu F)$ x 1V / 1mA = 1ms

04/07/03rev7b