

MF5 Universal Monolithic Switched Capacitor Filter


General Description

The MF5 consists of an extremely easy to use, general purpose CMOS active filter building block and an uncommitted op amp. The filter building block, together with an external clock and a few resistors, can produce various second order functions. The filter building block has 3 output pins. One of the output pins can be configured to perform highpass, allpass or notch functions and the remaining 2 output pins perform bandpass and lowpass functions. The center frequency of the filter can be directly dependent on the clock frequency or it can depend on both clock frequency and external resistor ratios. The uncommitted op amp can be used for cascading purposes, for obtaining additional allpass and notch functions, or for various other applications. Higher order filter functions can be obtained by cascading several MF5s or by using the MF5 in conjuction with the MF10 (dual switched capacitor filter building block). The MF5 is functionally compatible with the MF10. Any of the classical filter configurations (such as Butterworth, Bessel, Cauer and Chebyshev) can be formed.

Features

- Low cost
- 14-pin DIP or 14-pin Surface Mount (SO) wide-body package
- Easy to use
- Clock to center frequency ratio accuracy ±0.6%
- Filter cutoff frequency stability directly dependent on external clock quality
- Low sensitivity to external component variations
- Separate highpass (or notch or allpass), bandpass, lowpass outputs
- f₀×Q range up to 200 kHz
- Operation up to 30 kHz (typical)
- Additional uncommitted op-amp

Block and Connection Diagrams



All Packages N/AP/HP 13 - V₀₂ 12 INV1 -INV2 11 - AGND S1 · 10 9 - 50/100 8 · CLK L Sh **Top View**

Order Number MF5CN See NS Package Number N14A

Order Number MF5CWM See NS Package Number M14B

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V⁺ - V⁻) 14V Power Dissipation T_A = 25°C (note 1) 500 mW

Storage Temp.

Soldering Information:
N Package: 10 sec.

N Package: 10 sec.
SO Package: Vapor phase (60 sec.)

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Input Voltage (any pin)
Operating Temp. Range

 $V^- \le V_{in} \le V^+$

MF5CN, MF5CWM

$$\begin{split} T_{MIN} &\leq T_A \leq T_{MAX} \\ 0^{\circ}C &\leq T_A \leq 70^{\circ}C \end{split}$$

Electrical Characteristics $V^+ = 5V \pm 0.5\%$, $V^- = -5V \pm 0.5\%$ unless otherwise noted. **Boldface limits** apply over temperature, $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}C$.

150°C

260°C

215°C

220°C

Parameter			Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units	
Supply Voltage		Min				8	V	
(V+ - V-)	(V+ - V-)		_			14	V	
Maximum Supp	ly Current		Clock applied to Pin 8 No Input Signal	4.5	6.0		mA	
Clock	Filter Output			10			m۷	
Feedthrough	Op-amp Outpu	ıt		10			m۷	

Filter Electrical Characteristics $V^+ = 5V \pm 0.5\%$, $V^- = -5V \pm 0.5\%$ unless otherwise noted. Boldface limits apply over temperature, $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}C$.

Parameter		c	conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Center Frequency	Max			30		20	kHz
Range (f _o)	Min			0.1		0.2	Hz
Clock Frequency	Max			1.5		1.0	MHz
Range (f _{CLK})	Min			5.0		10	Hz
Clock to Center Frequency Ratio		Ideal Q=10	V _{pin9} = +5V F _{CLK} =250 kHz	50.11 ± 0.2%	50.11 ± 1.5%		
(f _{CLK} /f _o)		Mode 1	$V_{pin9} = -5V$ $F_{CLK} = 500 \text{ kHz}$	100.04 ± 0.2%	100.04 ± 1.5%		
f _{CLK} /f _o Temp. Coefficient			+5V K ratio)	±10			ppm/°C
		$V_{pin9} = -5V$ (100:1 CLK ratio)		±20			ppm/°C
Q Accuracy (Max) (Note 2)		Ideal Q=10	V _{pin9} = +5V F _{CLK} = 250 kHz	Ē	±10		%
		Mode 1	$V_{pin9} = -5V$ $F_{CLK} = 500 \text{ kHz}$		±10		%
Q Temperature Coefficient		V _{pin9} = (50:1 CL		-200			ppm/°C
			-5V LK ratio)	-70			ppm/°C
DC Lowpass Gain Accuracy (Max)		Mode 1 R1 = R2 = 10 kΩ			±0.2		dB
DC Offset	V _{os1}			±5.0			mV
Voltage (Max)	V _{os2}	$V_{pin9} = +5V$		- 185			mV
	Vos3	(50:1 CL	K ratio)	+115			mV
(Note 3)	V _{os2}	V _{pin9} = -5V (100:1 CLK ratio)		-310			mV
	V _{os3}			+240	. – –		mV

Filter Electrical Characteristics $V^+ = 5V \pm 0.5\%$, $V^- = -5V \pm 0.5\%$ unless otherwise noted. Boldface limits apply over temperature, $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}C$. (Continued)

Parameter			Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Output	BP, LP pins	T	$RL = 5 k\Omega$	±4.0	±3.8 ±3.8		V
Swing (Min)	N/AP/HP pin		$RL = 3.5 k\Omega$	±4.2		- 0	٧
Dynamic Range	Dynamic Range			83			dB
(Note 4)			V _{pin9} = -5V (100:1 CLK ratio)	80			dB
Maximum Output Short Circuit Source				20			mA
Current (Note 5)	(Note 5) Sink			3.0			mA

OP-AMP Electrical Characteristics $V^+ = +5V \pm 0.5\%$, $V^- = -5V \pm 0.5\%$ unless other noted. **Boldface limits apply over temperature,** $T_{MIN} \le T_A \le T_{MAX}$. For all other limits $T_A = 25^{\circ}C$.

Paramete	Parameter		Parameter		Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
Gain Bandwidth Prod	uct		2.5	-		MHz		
Output Voltage Swing	(Min)	$RL = 3.5 k\Omega$	±4.2	±3.8		V		
Slew Rate	Slew Rate		7.0		(6)	V/μs		
DC Open-Loop Gain	DC Open-Loop Gain		80	- Ý		db		
Input Offset Voltage (Input Offset Voltage (Max)		±5.0	±20		mV		
Input Bias Current	Input Bias Current		10			pΑ		
Maximum Output Short Circuit	Source		20			mA		
Current (Note 5)	Sink	0 +	3.0			mA		

Logic Input Characteristics Boldface limits apply over temperature, $T_{MIN} \le T_A \le T_{MAX}$.

All other limits $T_A = 25$ °C.

Parameter		Conditions	Typical (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CMOS Clock Input	Min Logical "1" Input Voltage	$V^{+} = +5V, V^{-} = -5V,$	170	3.0		٧
	Max Logical "0" Input Voltage	V _{L.Sh.} = 0V		-3.0		٧
	Min Logical "1" Input Voltage	$V^{+} = +10V, V^{-} = 0V,$		8.0		٧
	Max Logical "0" Input Voltage	$V_{L.Sh.} = +5V$	-	2.0		V
TTL Clock Input	Min Logical "1" Input Voltage	$V^{+} = +5V, V^{-} = -5V,$		2.0		٧
11	Max Logical "0" Input Voltage	V _{L.Sh.} = 0V		0.8		٧

Note 1: The typical junction-to-ambient thermal resistance (θ_{JA}) of the 14 pin N package is 160°C/W, and 82°C/W for the M package.

Note 2: The accuracy of the Q value is a function of the center frequency (f_o). This is illustrated in the curves under the heading "Typical Performance Characteristics".

Note 3: Vos1, Vos2, and Vos3 refer to the internal offsets as discussed in the Application Information section 3.4.

Note 4: For ±5V supplies the dynamic range is referenced to 2.82V rms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 µV rms for the MF5 with a 50:1 CLK ratio and 280 µV rms for the MF5 with a 100:1 CLK ratio.

Note 5: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst case conditions.

Note 6: Typicals are at 25°C and represent most likely parametric norm.

Note 7: Guaranteed and 100% tested.

Note 8: Guaranteed, but not 100% tested. These limits are not used to calculate outgoing quality levels.

Pin Description

LP(14), BP(1), N/AP/HP(2): The second order lowpass, bandpass, and notch/allpass/highpass outputs. The LP and BP outputs can typically sink 1 mA and source 3 mA. The N/AP/HP output

and source 3 mA. The N/AP/HP output can typically sink 1.5 mA and source 3 mA. Each output typically swings to within

1V of each supply.

INV1(3): The inverting input of the summing op amp of the filter. This is a high impedance

input, but the non-inverting input is internally tied to AGND, making INV1 behave like a summing junction (low

impedance current input).

S1(4): S1 is a signal input pin used in the allpass

filter configurations (see modes 4 and 5). The pin should be driven with a source impedance of less than 1 k Ω . If S1 is not driven with a signal it should be tied to

AGND (mid-supply).

SA(5): This pin activates a switch that connects

one of the inputs of the filter's second summer to either AGND (SA tied to V-) or to the lowpass (LP) output (SA tied to V+). This offers the flexibility needed for configuring the filter in its various modes

of operation.

50/100(9): This pin is used to set the internal clock to

center frequency ratio (f_{CLK}/f_0) of the filter. By tying the pin to V+ an f_{CLK}/f_0 ratio of about 50:1 (typically 50:11 \pm 0.2%) is obtained. Tying the 50/100 pin to either AGND or V- will set the f_{CLK}/f_0

ratio to about 100:1 (typically 100.04 \pm 0.2%).

be provided.

AGND(11): This is the analog ground pin. This pin

should be connected to the system ground for dual supply operation or biased to mid supply for single supply operation.

to mid-supply for single supply operation. For a further discussion of mid-supply biasing techniques see the Applications Information (Section 3.2). For optimum filter performance a "clean" ground must

V+(6), V-(10):

These are the positive and negative supply pins. The MF5 will operate over a total supply range of 8V to 14V.

Decoupling the supply pins with 0.1 μ F capacitors is highly recommended.

CLK(8): This is the clock input for the filter. CMOS or TTL logic level clocks can be

accomodated by setting the L. Sh pin to the levels described in the L. Sh pin description. For optimum filter performance a 50% duty cycle clock is recommended for clock frequencies greater than 200 kHz. This gives each op

settle to a new sampled input.

amp the maximum amount of time to

L. Sh(7): This pin allows the MF5 to accommodate

either CMOS or TTL logic level clocks. For dual supply operation (i.e., ±5V), a CMOS or TTL logic level clock can be accepted if the L. Sh pin is tied to mid-supply (AGND), which should be the system ground. For single supply operation the L. Sh pin should be tied to mid-supply (AGND) for a CMOS logic level clock. The mid-supply bias should be a very low impedance node. See Applications Information for biasing techniques. For a TTL logic level clock the L. Sh pin should be tied to V —

which should be the system ground. INV2(12): This is the inverting input of the

uncommitted op amp. This is a very high impedance input, but the non-inverting input is internally tied to AGND, making


INV2 behave like a summing junction (low-impedance current input).


This is the output of the uncommitted op

amp. It will typically sink 1.5 mA and source 3.0 mA. It will typically swing to


within 1V of each supply.

Typical Performance Characteristics






Vo2(13):



Typical Performance Characteristics (Continued)



TL/H/5066-4

1.0 Definitions of Terms

fcLK: the frequency of the external clock signal applied to pin 8.

f_o: center frequency of the second order function complex pole pair. f_o is measured at the bandpass output of the MF5, and is the frequency of maximum bandpass gain. (*Figure 1*).

fnotch: the frequency of minimum (ideally zero) gain at the notch output.

 $\mathbf{f_{z^{\prime}}}$ the center frequency of the second order complex zero pair, if any. If $\mathbf{f_{z}}$ is different from $\mathbf{f_{0}}$ and if \mathbf{Q}_{z} is high, it can be

observed as the frequency of a notch at the allpass output. (Figure 10).

Q: "quality factor" of the 2nd order filter. Q is measured at the bandpass output of the MF5 and is equal to f_0 divided by the -3dB bandwidth of the 2nd order bandpass filter (*Figure 1*). The value of Q determines the shape of the 2nd order filter responses as shown in *Figure 6*.

 \mathbf{Q}_z : the quality factor of the second order complex zero pair, if any. \mathbf{Q}_z is related to the allpass characteristic, which is written:

$$H_{AP}(s) = \frac{H_{OAP}\left(s^2 - \frac{s\omega_0}{Q_z} + \omega_0^2\right)}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$$

where $Q_z = Q$ for an all-pass response.

 H_{OBP} : the gain (in V/V) of the bandpass output at $f=f_0$. H_{OLP} : the gain (in V/V) of the lowpass output as $f \rightarrow 0$ Hz (*Figure 2*).

H_{OHP}: the gain (in V/V) of the highpass output as $f \rightarrow f_{clk}/2$ (*Figure 3*).

Hon: the gain (in V/V) of the notch output as $f \to 0$ Hz and as $f \to f_{clk}/2$, when the notch filter has equal gain above and below the center frequency (*Figure 4*). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a (*Figures 11* and 8), the two quantities below are used in place of H_{ON}.


H_{ON1}: the gain (in V/V) of the notch output as $f \rightarrow 0$ Hz. **H_{ON2}:** the gain (in V/V) of the notch output as $f \rightarrow f_{clk}/2$.

 $H_{BP}(s) = \frac{H_{OBP} Q s}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2}$

 $Q = \frac{f_0}{f_0 - f_0}; \quad f_0 = \sqrt{f_L f_H}$

 $I_L = I_0 \left(\frac{-1}{20} + \sqrt{\left(\frac{1}{20} \right)^2 + 1} \right)$

 $f_{H} = f_{0} \left(\frac{1}{20} + \sqrt{\left(\frac{1}{20} \right)^{2} + 1} \right)$









FIGURE 1. 2nd-Order Bandpass Response






$$\begin{split} H_{LP}(s) &= \frac{H_{OLP}\omega_{o}^{2}}{s^{2} + \frac{s\omega_{e}}{Q} + \omega_{o}^{2}} \\ f_{c} &= f_{o} \times \sqrt{\left(1 - \frac{1}{2Q^{2}}\right) + \sqrt{\left(1 - \frac{1}{2Q^{2}}\right)^{2} + 1}} \\ f_{p} &= f_{o} \sqrt{1 - \frac{1}{2Q^{2}}} \\ H_{OP} &= H_{OLP} \times \frac{1}{\frac{1}{Q}\sqrt{1 - \frac{1}{4Q^{2}}}} \end{split}$$


FIGURE 2. 2nd-Order Low-Pass Response






$$\begin{aligned} & \text{H}_{\text{HP}}(s) = \frac{1}{s^2 + \frac{8\omega_0}{Q} + \omega_0^2} \\ & \text{I}_c = \text{I}_0 \times \left[\sqrt{\left(1 - \frac{1}{2Q^2}\right) + \sqrt{\left(1 - \frac{1}{2Q^2}\right)^2 + 1}} \right]^{-1} \\ & \text{I}_p = \text{I}_0 \times \left[\sqrt{1 - \frac{1}{2Q^2}} \right]^{-1} \\ & \text{H}_{\text{OP}} = \text{H}_{\text{OHP}} \times \frac{1}{\frac{1}{Q}\sqrt{1 - \frac{1}{4Q^2}}} \end{aligned}$$

1.0 Definition of Terms (Continued)






(b)




 $f_{H} = f_{O} \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q} \right)^{2} + 1} \right)$

TL/H/5066-12


FIGURE 4. 2nd-Order Notch Response








 $H_{AP}(s) = \frac{H_{OAP}\left(s^2 - \frac{s\omega_o}{Q} + \omega_o^2\right)}{s^2 + \frac{s\omega_o}{Q} + \omega_o^2}$

FIGURE 5. 2nd-Order All-Pass Response












FIGURE 6. Responses of various 2nd-order filters as a function of Q. Gains and center frequencies are normalized to unity.

2.0 Modes of Operation

The MF5 is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain approach is appropriate. Since this is cumbersome, and since the MF5 closely approximates continuous filters, the following discussion is based on the well known frequency domain. Each MF5 can produce a full 2nd order function. See Table 1 for a summary of the characteristics of the various modes.

MODE 1: Notch 1, Bandpass, Lowpass Outputs:

$$f_{notch} = f_o (See Figure 7)$$

 f_0 = center frequency of the complex pole pair $= \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$

 f_{notch} = center frequency of the imaginary zero pair = f_{o} .

$$H_{OLP} = Lowpass gain (as f \rightarrow 0) = -\frac{R2}{R1}$$

$$H_{OBP} = Bandpass gain (at f = f_0) = -\frac{R3}{R1}$$

$$H_{ON} = Notch output gain as f \rightarrow 0$$

$$f \rightarrow f_{OLY/2}$$

$$= \frac{-R_2}{R_1}$$

$$Q = \frac{f_0}{BW} = \frac{R!}{R!}$$

BW = the -3 dB bandwidth of the bandpass output.

Circuit dynamics:

$$\label{eq:holp} H_{OLP} = \frac{H_{OBP}}{Q} \, \text{or} \, H_{OBP} = H_{OLP} \times Q = H_{ON} \times Q.$$

 $H_{OLP(peak)} \cong Q \times H_{OLP}$ (for high Q's)

MODE 1a: Non-Inverting BP, LP (See Figure 8)

$$f_0 = \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

$$\Omega = \frac{R3}{R2}$$

$$H_{OLP} = -1$$
; $H_{OLP(peak)} \cong Q \times H_{OLP}$ (for high Q's)

$$H_{OBP_1} = -\frac{R3}{R2}$$

H_{OBP2} = 1 (non-inverting)

Circuit dynamics: H_{OBP1} = Q

Note: V_{1N} should be driven from a low impedance (<1 k Ω)




FIGURE 7. MODE 1

TL/H/5066-16




FIGURE 8. MODE 1a

MODE 2: Notch 2, Bandpass, Lowpass: f_{notch} < f_o
(See Figure 9)

$$f_0 = \text{center frequency}$$

$$= \frac{f_{\text{CLK}}}{100} \sqrt{\frac{\text{R2}}{\text{R4}} + 1} \text{ or } \frac{f_{\text{CLK}}}{50} \sqrt{\frac{\text{R2}}{\text{R4}} + 1}$$

$$f_{notch} = \frac{f_{CLK}}{100} \text{ or } \frac{f_{CLK}}{50}$$

Q = quality factor of the complex pole pair
$$= \frac{\sqrt{R2/R4 + 1}}{R2/R2}$$

$$H_{OLP}$$
 = Lowpass output gain (as f \rightarrow 0)
R2/R1

$$H_{OBP} = Bandpass output gain (at f = f_0) = -R3/R1$$

$$H_{ON_1}$$
 = Notch output gain (as f \rightarrow 0)
R2/R1

B2/B4 + 1

$$H_{ON_2}$$
 = Notch output gain $\left(\text{as f} \rightarrow \frac{f_{CLK}}{2} \right) = -R2/R1$

Filter dynamics: H_{OBP} = Q $\sqrt{H_{OLP} H_{ON_2}}$ = Q $\sqrt{H_{ON_1} H_{ON_2}}$

MODE 3: Highpass, Bandpass, Lowpass Outputs (See *Figure 10*)

$$f_0 = \frac{f_{CLK}}{100} \times \sqrt{\frac{R2}{R4}} \text{ or } \frac{f_{CLK}}{50} \times \sqrt{\frac{R2}{R4}}$$

Q = quality factor of the complex pole pair
$$= \sqrt{\frac{R2}{R4}} \times \frac{R3}{R2}$$


$$H_{OHP} = Highpass gain \left(as f \rightarrow \frac{f_{CLK}}{2} \right) = -\frac{R2}{R1}$$

$$H_{OBP}$$
 = Bandpass gain (at f = f₀) = $-\frac{R3}{R1}$

$$H_{OLP}$$
 = Lowpass gain (as f \rightarrow 0) = $-\frac{R4}{R1}$


$$\text{Circuit dynamics: } \frac{\text{R2}}{\text{R4}} = \frac{\text{H}_{\text{OHP}}}{\text{H}_{\text{OLP}}}; \\ \text{H}_{\text{OBP}} = \sqrt{\text{H}_{\text{OHP}} \times \text{H}_{\text{OLP}}} \times \text{Q}$$

$$H_{OHP(peak)} \cong Q \times H_{OHP}$$
 (for high Q's)



TL/H/5066-18

FIGURE 9. MODE 2



*In Mode 3, the feedback loop is closed around the input summing amplifier; the finite GBW product of this op amp causes a slight Q enhancement. If this is a problem, connect a small capacitor (10 pF-100 pF) across R4 to provide some phase lead.

FIGURE 10. MODE 3

MODE 3a: HP, BP, LP and Notch with External Op amp (See Figure 11)

$$f_0 = \frac{f_{\text{CLK}}}{100} \times \sqrt{\frac{\text{R2}}{\text{R4}}} \text{ or } \frac{f_{\text{CLK}}}{50} \times \sqrt{\frac{\text{R2}}{\text{R4}}}$$

$$Q = \sqrt{\frac{\text{R2}}{\text{R4}}} \times \frac{\text{R3}}{\text{R2}}$$

$$H_{OHP} = -\frac{R2}{R1}$$

$$H_{OBP} = -\frac{R3}{R1}$$

$$H_{OLP} = -\frac{R4}{R1}$$

$$\begin{split} f_{n} &= \text{ notch frequency } = \frac{f_{CLK}}{100} \sqrt{\frac{R_{h}}{R_{l}}} \text{ or } \frac{f_{CLK}}{50} \sqrt{\frac{R_{h}}{R_{l}}} \\ H_{on} &= \text{ gain of notch at } f = f_{o} = \left\| Q \left(\frac{R_{g}}{R_{l}} H_{OLP} - \frac{R_{g}}{R_{h}} H_{OHP} \right) \right\| \end{split}$$

$$H_{n1}$$
 = gain of notch (as f \rightarrow 0) = $\frac{R_g}{R_l} \times H_{OLP}$

$$H_{n2}$$
 = gain of notch $\left(as f \rightarrow \frac{f_{CLK}}{2} \right) = -\frac{R_g}{R_h} \times H_{OHP}$

MODE 4: Allpass, Bandpass, Lowpass Outputs (See Figure 12)

$$f_0$$
 = center frequency
= $\frac{f_{CLK}}{100}$ or $\frac{f_{CLK}}{50}$;

fz=center frequency of the complex zero pair ≈ fo

$$Q = \frac{f_0}{BW} = \frac{R3}{R2};$$

$$Q_z = quality factor of complex zero pair = \frac{R3}{R1}$$

For AP output make R1 = R2

$$H^*OAP = Allpass gain \left(at 0 < f < \frac{f_{CLK}}{2}\right) = -\frac{R2}{R1} = -1$$


$$H_{OLP}$$
 = Lowpass gain (as f \rightarrow 0)
= $-\left(\frac{R2}{R1} + 1\right) = -2$

$$H_{OBP} = Bandpass gain (at f = f_0)$$

$$=-\frac{R3}{R2}\left(1+\frac{R2}{R1}\right)=-2\left(\frac{R3}{R2}\right)$$

Circuit dynamics: $H_{OBP} = (H_{OLP}) \times Q = (H_{OAP} + 1) Q$

*Due to the sampled data nature of the filter, a slight mismatch of f_z and f_o occurs causing a 0.4 dB peaking around f_o of the allpass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.



TL/H/5066-20

FIGURE 11. MODE 3a




FIGURE 12. MODE 4

MODE 5: Numerator Complex Zeros, BP, LP (See Figure 13)

$$f_0 = \sqrt{1 + \frac{R2}{R4}} \times \frac{f_{CLK}}{100} \text{ or } \sqrt{1 + \frac{R2}{R4}} \times \frac{f_{CLK}}{50}$$

$$f_z = \sqrt{1 - \frac{R1}{R4}} \times \frac{f_{CLK}}{100} \text{ or } \sqrt{1 - \frac{R1}{R4}} \times \frac{f_{CLK}}{50}$$

$$Q = \sqrt{1 + R2/R4} \times \frac{R3}{R2}$$

$$Q_z = \sqrt{1 - R1/R4} \times \frac{R3}{R1}$$

$$H_{0z1}$$
 = gain at C.Z. output (as f \rightarrow 0 Hz) = $\frac{-R2 (R4-R1)}{R1 (R4+R2)}$

$$H_{0_{22}}$$
 = gain at C.Z. output $\left(\text{as f} \rightarrow \frac{f_{\text{CL,K}}}{2} \right) = \frac{-R2}{R1}$

$$H_{OBP} = -\left(=\frac{R2}{R1} + 1\right) \times \frac{R3}{R2}$$

$$H_{OLP} = -\left(\frac{R2 + R1}{R2 + R4}\right) \times \frac{R4}{R1}$$

MODE 6a: Single Pole, HP, LP Filter (See Figure 14)

$$= \frac{R2}{R3} \frac{f_{CLK}}{100} \text{ or } \frac{R2}{R3} \frac{f_{CLK}}{50}$$

$$H_{OLP} = -\frac{R3}{R1}$$

$$H_{OHP} = -\frac{R2}{R1}$$


MODE 6b: Single Pole LP Filter (Inverting and Non-Inverting) (See *Figure 15*)

c = cutoff frequency of LP outputs

$$\approx \frac{R2}{R3} \frac{f_{CLK}}{100} \text{ or } \frac{R2}{R3} \frac{f_{CLK}}{50}$$


 $H_{OLP_1} = 1$ (non-inverting)

$$H_{OLP_2} = -\frac{R3}{R2}$$



TL/H/5066-22

FIGURE 13. MODE 5



TL/H/5066-23




TABLE I. Summary of Modes. Realizable filter types (e.g. low-pass) denoted by asterisks. Unless otherwise noted, gains of various filter outputs are inverting and adjustable by resistor ratios.

Mode	ВР	LP	HP	N	AP	Number of resistors	Adjustable f _{CLK} /f _o	Notes
1	*	*		*		3	No	.ii.
1a	(2) H _{OBP1} = -Q H _{OBP2} = +1	H _{OLP} =+1	I			2	No	May need input buf- fer. Poor dynamics for high Q.
2	*	*		*		3	Yes (above f _{CLK} /50 or f _{CLK} /100)	, 10 mm
3	*	*	*			4	Yes	Universal State- Variable Filter. Best general-purpose mode
3a	*	*	*	*		7	Yes	As above, but also includes resistor-tuneable notch.
4	*	*			*	3	No	Gives Allpass response with $H_{OAP} = -1$ and $H_{OLP} = -2$.
5	*	*		31	*	4	0)	Gives flatter allpass response than above if $R_1 = R_2 = 0.02R_4$.
6a		*	*			3	11 + 4	Single pole.
6b		(2) $H_{OLP} = +1$ $H_{OLP2} = \frac{-R3}{R2}$			(2		Single pole

3.0 Applications Information

The MF5 is a general-purpose second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input ($f_{\rm CLK}$). By connecting pin 9 to the appropriate DC voltage, the filter center frequency f_0 can be made equal to either $f_{\rm CLK}/100$ or $f_{\rm CLK}/50$. f_0 can be very accurately set (within $\pm 0.6\%$) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the $f_{\rm CLK}/f_0$ ratio can be altered by external resistors as in Figures 9, 10, 11, 13, 14, and 15. The filter Q and gain are determined by external resistors.

All of the five second-order filter types can be built using the MF5. These are illustrated in *Figures 1* through 5 along with their transfer functions and some related equations. *Figure 6* shows the effect of Q on the shapes of these curves. When filter orders greater than two are desired, two or more MF5s can be cascaded. The MF5 also includes an uncommitted CMOS operational amplifier for additional signal processing applications.

3.1 DESIGN EXAMPLE

An example will help illustrate the MF5 design procedure. For the example, we will design a 2nd order Butterworth low-pass filter with a cutoff frequency of 200 Hz, and a passband gain of -2. The circuit will operate from a \pm 5V power supply, and the clock amplitude will be \pm 5v (CMOS) levels).

From the specifications, the filter parameters are: f_0 = 200 Hz, H_{OLP} = -2, and, for Butterworth response, Q = 0.707


In section 2.0 are several modes of operation for the MF5, each having different characteristics. Some allow adjustment of $f_{\rm CLK}/f_{\rm o}$, others produce different combinations of filter types, some are inverting while others are non-inverting, etc. These characteristics are summarized in Table I. To keep the example simple, we will use mode 1, which has notch, bandpass, and lowpass outputs, and inverts the signal polarity. Three external resistors determine the filter's Q and gain. From the equations accompanying *Figure 7*, Q=R₃/R₂ and the passband gain HO_{LP} = $-R_2/R_1$. Since the input signal is driving a summing junction through R₁, the input impedance will be equal to R₁. Start by choosing a value for R₁. 10k is convenient and gives a reasonable input impedance. For H_{OLP} = -2, we have:

$$R_2 = -R_1 H_{OLP} = 10k \times 2 = 20k.$$

For Q = 0.707 we have:

$$R_3 = R_2Q = 20k \times 0.707 = 14.14k$$
. Use 15k.

For operation on $\pm 5V$ supplies, V⁺ is connected to +5V, V⁻ to -5V, and AGND to ground. The power supplies should be "clean" (regulated supplies are preferred) and 0.1 μF bypass capacitors are recommended.



TL/H/5066-25

FIGURE 16. 2nd-Order Butterworth Low-Pass Filter of Design Example. For $\frac{f_{CLK}}{f_0}=50$, Connect Pin 9 to +5V, and

Change Clock Frequency to 10 kHz.




FIGURE 17. Butterworth Low-Pass Circuit of Example, but Designed for Single-Supply Operation




FIGURE 18. Three Ways of Generating $\frac{V^+}{2}$ for Single-supply Operation

For a cutoff frequency of 200 Hz, the external clock can be either 10 kHz with pin 9 connected to V $^+$ (50:1) or 20 kHz with pin 9 tied to A_{GND} or V $^-$ (100:1). The voltage on the Logic Level Shift pin (7) determines the logic threshold for the clock input. The threshold is approximately 2V higher than the voltage applied to pin 7. Therefore, when pin 7 is grounded, the clock logic threshold will be 2V, making it compatible with 0–5 volt TTL logic levels and ± 5 volt CMOS levels. Pin 7 should be connected to a clean, low-impedance (less than $1000\Omega)$ voltage source.

The complete circuit of the design example is shown for a 100:1 clock ratio in *Figure 16*.

3.2 SINGLE SUPPLY OPERATION

The MF5 can also operate with a single-ended power supply. Figure 17 shows the example filter with a single-ended power supply. V+ is again connected to the positive power supply (8 to 14 volts), and V- is connected to ground. The AGND pin must be tied to V+/2 for single supply operation. This half-supply point should be very "clean", as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (Figure 18a), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (Figures 18b and 18c). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1 µF.

3.3 DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the MF5, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the MF5 are able to swing to within about 1 volt of the supplies, so the input signals must be kept small enough that none of the outputs will exceed

these limits. If the MF5 is operating on ± 5 volts, for example, the outputs will clip at about 8V_{p-p}. The maximum input voltage multiplied by the filter gain should therefore be less than $8V_{p-p}$.

Note that if the filter has high Q, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (Figure 6). As an example, a lowpass filter with a Q of 10 will have a 20 dB peak in its amplitude response at $f_{\rm o}$. If the nominal gain of the filter $H_{\rm OLP}$ is equal to 1, the gain at $f_{\rm o}$ will be 10. The maximum input signal at $f_{\rm o}$ must therefore be less than 800 mVp-p when the circuit is operated on ± 5 volt supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (Figure 7). The notch output will be very small at f₀, so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at f₀ and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose outputs are not being directly used. Accompanying Figures 7 through 15 are equations labeled "circuit dynamics", which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

3.4 OFFSET VOLTAGE

The MF5's switched capacitor integrators have a higher equivalent input offset voltage than would be found in a typical continuous-time active filter integrator. Figure 19 shows an equivalent circuit of the MF5 from which the output dc offsets can be calculated. Typical values for these offsets are:

$$V_{0S1} = \text{opamp offset} = \pm 5\text{mV}$$
 $V_{0S2} = -185\text{mV} @ 50:1$
 $V_{0S3} = +115\text{mV} @ 50:1$
 $-310\text{mV} @ 100:1$
 $+240\text{mV} @ 100:1$

The dc offset at the BP output is equal to the input offset of the lowpass integrator (V_{OS3}). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.

Mode 1 and Mode 4

$$V_{OS(N)}$$
 = $V_{OS1} \left(\frac{1}{Q} + 1 + \left\| H_{OLP} \right\| \right) - \frac{V_{OS3}}{Q}$

 $V_{OS(BP)} = V_{OS3}$

 $V_{OS(LP)}$ = $V_{OS(N)} - V_{OS2}$

Mode 1a

$$V_{OS}(N.INV.BP) = \left(1 + \frac{1}{Q}\right)V_{OS1} - \frac{V_{OS3}}{Q}$$

 $V_{OS}(INV.BP) = V_{OS}$

 $V_{OS}(LP) = V_{OS}(N.INV.BP) - V_{OS2}$

Mode 2 and Mode 5

$$V_{OS(N)} = \left(\frac{R2}{Rp} + 1\right) V_{OS1} \times \frac{1}{1 + R2/R4} + V_{OS2} \frac{1}{1 + R4/R2} - \frac{V_{OS3}}{Q\sqrt{1 + R2/R4}}$$

$$R_p = R1//R2//R4$$

 $V_{OS(BP)} = V_{OS3}$

 $V_{OS(LP)} = V_{OS(N)} - V_{OS2}$

Mode 3

 $V_{OS(HP)} = V_{OS2}$

 $V_{OS(BP)} = V_{OS3}$

 $V_{OS(LP)} = -\frac{R4}{R2} \left(\frac{R2}{R3} V_{OS3} + V_{OS2} \right) +$

 $-\frac{R4}{R2}\left(1+\frac{R2}{R_p}\right)V_{OS1}; \ R_p=R1//R3//R4$

TL/H/5066-30




FIGURE 19. Block Diagram Showing MF5
Offset Voltage Sources




FIGURE 20. Method for Trimming V_{OS}, See Text, Section 3.4

For most applications, the outputs are AC coupled and DC offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower ac signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change fo and Q. When operating in Mode 3, offsets can become excessively large if R2 and R4 are used to make folk/fo significantly higher than the nominal value, especially if Q is also high. An extreme example is a bandpass filter having unity gain, a Q of 20, and f_{CLK}/f₀ = 250 with pin 9 tied to V- (100:1 nominal). R₄/R₂ will therefore be equal to 6.25 and the offset voltage at the lowpass output will be about +1.9V. Where necessary, the offset voltage can be adjusted by using the circuit of Figure 20. This allows adjustment of Vos1, which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however (Vos(BP) in modes 1a and 3, for example).

3.5 SAMPLED DATA SYSTEM CONSIDERATIONS

The MF5 is a sampled data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The MF5's sampling frequency is the same as its clock frequency). If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_{\rm S}/2 + 100$ Hz will cause the system to respond as though the input frequency was $f_{\rm S}/2 - 100$ Hz. This phenomenon is known as "alias-

ing", and can be reduced or eliminated by limiting the input signal spectrum to less than $f_{\rm S}/2$. This may in some cases require the use of a bandwidth-limiting filter ahead of the MF5 to limit the input spectrum. However, since the clock frequency is much higher than the center frequency, this will often not be necessary.

Another characteristic of sampled-data circuits is that the output signal changes amplitude once every sampling period, resulting in "steps" in the output voltage which occur at the clock rate. (Figure 21) If necessary, these can be "smoothed" with a simple R-C low-pass filter at the MF5 output.

The ratio of f_{CLK} to f_c (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wideband input signals. In noise sensitive applications, however, a ratio of 50:1 may be better as it will result in 3 dB lower output noise. The 50:1 ratio also results in lower DC offset voltages, as discussed in 3.4.

The accuracy of the f_{CLK}/f_0 ratio is dependent on the value of Q. This is illustrated in the curves under the heading "Typical Performance Characteristics". As Q is changed, the true value of the ratio changes as well. Unless the Q is low, the error in f_{CLK}/f_0 will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.

It should also be noted that the product of Q and f_0 should be limited to 300 kHz when $f_0 < 5$ kHz, and to 200 kHz for $f_0 > 5$ kHz.




FIGURE 21. The Sampled-Data Output Waveform