



MILITARY TEMP.

# M8224 CLOCK GENERATOR AND DRIVER FOR 8080A CPU


- Single Chip Clock Generator/Driver for M8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe
- Full Military Temperature Range  
-55°C to +125°C
- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count
- ±10% Power Supply Tolerance

The M8224 is a single chip clock generator/driver for the M8080A CPU. It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.

The M8224 provides the designer with a significant reduction of packages used to generate clocks and timing for M8080A.

### PIN CONFIGURATION



### M8224 BLOCK DIAGRAM



### PIN NAMES

RESIN	RESET INPUT
RESET	RESET OUTPUT
RDYIN	READY INPUT
READY	READY OUTPUT
SYNC	SYNC INPUT
STSTB	STATUS STB (ACTIVE LOW)
φ <sub>1</sub>	8080
φ <sub>2</sub>	CLOCKS

XTAL 1	CONNECTIONS FOR CRYSTAL
XTAL 2	
TANK	USED WITH OVERTONE XTAL
OSC	OSCILLATOR OUTPUT
φ <sub>2</sub> (TTL)	φ <sub>2</sub> CLK (TTL LEVEL)
V <sub>CC</sub>	+5V
V <sub>DD</sub>	+12V
GND	0V

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	-55°C to 125°C
Storage Temperature	-65°C to 150°C
Supply Voltage, V <sub>CC</sub>	-0.5V to +7V
Supply Voltage, V <sub>DD</sub>	-0.5V to +13.5V
Input Voltage	-1.0V to +7V
Output Current	100mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS**

T<sub>A</sub> = -55°C to 125°C; V<sub>CC</sub> = +5.0V ±10%; V<sub>DD</sub> = +12V ±10%.

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
I <sub>F</sub>	Input Current Loading			-0.25	mA	V <sub>F</sub> = .45V
I <sub>R</sub>	Input Leakage Current			10	μA	V <sub>R</sub> = 5.5V
V <sub>C</sub>	Input Forward Clamping Voltage			-1.2	V	I <sub>C</sub> = -5mA
V <sub>IL</sub>	Input "Low" Voltage			.8	V	V <sub>CC</sub> = 5.0V
V <sub>IH</sub>	Input "High" Voltage RESIN All Other Inputs	2.6 2.0			V	
V <sub>IH</sub> -V <sub>IL</sub>	RESIN Input Hysteresis	.25			V	V <sub>CC</sub> = 5.0V
V <sub>OL</sub>	Output "Low" Voltage OSC, φ2 (TTL) All Other Outputs			.45 .45	V V	I <sub>OL</sub> = 10mA I <sub>OL</sub> = 2.5mA
V <sub>OH</sub>	Output "High" Voltage φ1, φ2 READY, RESET OSC, φ2 (TTL), STSTB	9.0 3.3 2.4			V V V	I <sub>OH</sub> = -100μA I <sub>OH</sub> = -100μA I <sub>OH</sub> = -1mA
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current (All Low Voltage Outputs Only)	-10		-60	mA	V <sub>O</sub> = 0V V <sub>CC</sub> = 5.0V
I <sub>CC</sub>	Power Supply Current			115	mA	
I <sub>DD</sub>	Power Supply Current			12	mA	

Note: 1. Caution, φ<sub>1</sub> and φ<sub>2</sub> output drivers do not have short circuit protection

**CRYSTAL REQUIREMENTS**

Tolerance: .005% at -55°C to 125°C

Resonance: Series (Fundamental)\*

Load Capacitance: 20-35pF

Equivalent Resistance: 75-20 ohms


Power Dissipation (Min): 4mW

\*With tank circuit use 3rd overtone mode.


## A.C. CHARACTERISTICS

 $V_{CC} = +5.0 \pm 10\%$ ;  $V_{DD} = +12.0V \pm 10\%$ ;  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ 

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	$\phi_1$ Pulse Width	$\frac{2tcy}{9} - 20\text{ns}$			ns	$C_L = 20\text{pF}$ to $50\text{pF}$
$t_{\phi 2}$	$\phi_2$ Pulse Width	$\frac{5tcy}{9} - 45\text{ns}$				
$t_{D1}$	$\phi_1$ to $\phi_2$ Delay	0				
$t_{D2}$	$\phi_2$ to $\phi_1$ Delay	$\frac{2tcy}{9} - 25\text{ns}$				
$t_{D3}$	$\phi_1$ to $\phi_2$ Delay	$\frac{2tcy}{9}$		$\frac{2tcy}{9} + 40\text{ns}$		
$t_R$	$\phi_1$ and $\phi_2$ Rise Time			25		
$t_F$	$\phi_1$ and $\phi_2$ Fall Time			25		
$t_{D\phi 2}$	$\phi_2$ to $\phi_2$ (TTL) Delay	-5		+15	ns	$\phi_2\text{TTL}, C_L = 30\text{pF}$ $R_1 = 300\Omega$ $R_2 = 600\Omega$
$t_{DSS}$	$\phi_2$ to $\overline{\text{STSTB}}$ Delay	$\frac{6tcy}{9} - 30\text{ns}$		$\frac{6tcy}{9}$		$\overline{\text{STSTB}}, C_L = 15\text{pF}$ $R_1 = 2\text{K}$ $R_2 = 4\text{K}$
$t_{PW}$	$\overline{\text{STSTB}}$ Pulse Width	$\frac{tcy}{9} - 23\text{ns}$				
$t_{DRS}$	RDYIN Setup Time to Status Strobe	$50\text{ns} - \frac{4tcy}{9}$				
$t_{DRH}$	RDYIN Hold Time After $\overline{\text{STSTB}}$	$\frac{4tcy}{9}$				
$t_{DR}$	READY or RESET to $\phi_2$ Delay	$\frac{4tcy}{9} - 25\text{ns}$				$C_L = 10\text{pF}$ $R_1 = 2\text{K}$ $R_2 = 4\text{K}$
$t_{CLK}$	CLK Period		$\frac{tcy}{9}$			
$f_{max}$	Maximum Oscillating Frequency	18.432			MHz	
$C_{in}$	Input Capacitance			8	pF	$V_{CC} = +5.0V$ $V_{DD} = +12V$ $V_{BIAS} = 2.5V$ $f = 1\text{MHz}$



**WAVEFORMS**



VOLTAGE MEASUREMENT POINTS:  $\phi_1, \phi_2$  Logic "0" = 1.0V, Logic "1" = 7.0V. READY, RESET Logic "0" = 0.8V, Logic "1" = 3.0V. All other signals measured at 1.5V.

**Example:**

**A.C. CHARACTERISTICS** ( For  $t_{CY} = 488.28$  ns.)

$T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ;  $V_{DD} = +5V \pm 10\%$ ;  $V_{DD} = +12V \pm 10\%$ .

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	$\phi_1$ Pulse Width	89			ns	$t_{CY}=488.28\text{ns}$  $\phi_1$ & $\phi_2$ Loaded to $C_L = 20$ to $50\text{pF}$
$t_{\phi 2}$	$\phi_2$ Pulse Width	226			ns	
$t_{D1}$	Delay $\phi_1$ to $\phi_2$	0			ns	
$t_{D2}$	Delay $\phi_2$ to $\phi_1$	84			ns	
$t_{D3}$	Delay $\phi_1$ to $\phi_2$ Leading Edges	109		149	ns	
$t_r$	Output Rise Time			25	ns	
$t_f$	Output Fall Time			25	ns	
$t_{DSS}$	$\phi_2$ to $\overline{STSTB}$ Delay	296		326	ns	Ready & Reset Loaded to $2\text{mA}/10\text{pF}$ All measurements referenced to 1.5V unless specified otherwise.
$t_{D\phi 2}$	$\phi_2$ to $\phi_2$ (TTL) Delay	-5		+15	ns	
$t_{PW}$	Status Strobe Pulse Width	31			ns	
$t_{DRS}$	RDYIN Setup Time to $\overline{STSTB}$	-167			ns	
$t_{DRH}$	RDYIN Hold Time after $\overline{STSTB}$	217			ns	
$t_{DR}$	READY or RESET to $\phi_2$ Delay	192			ns	