

M8214 PRIORITY INTERRUPT CONTROL UNIT

- Eight Priority Levels
- Fully Expandable
- Current Status Register
- Priority Comparator
- 24-Pin Dual In-Line Package
- Full Military Temperature Range -55°C To +125°C
- ±10% Power Supply Tolerance


The M8214 is an eight level priority interrupt control unit designed to simplify interrupt driven micro-computer systems.

The PICU can accept eight requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The M8214 is fully expandable by the use of open collector interrupt output and vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt driven microcomputer systems.


PIN CONFIGURATION



PIN NAMES

INPUTS	
\bar{B}_0, \bar{B}_1	REQUEST LEVELS (R, HIGHEST PRIORITY)
\bar{B}_0, \bar{B}_2	CURRENT STATUS
SGS	STATUS GROUP SELECT
ECS	ENABLE CURRENT STATUS
INTE	INTERRUPT ENABLE
CLK	CLOCK (INT F/F)
ELR	ENABLE LEVEL READ
ETLG	ENABLE THIS LEVEL GROUP
OUTPUTS:	
A_0, A_2	REQUEST LEVELS
INT	INTERRUPT (ACT. LOW) [OPEN COLLECTOR]
ENLG	ENABLE NEXT LEVEL GROUP

LOGIC DIAGRAM



D.C. AND OPERATING CHARACTERISTICS**ABSOLUTE MAXIMUM RATINGS***

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +160°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	100 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

T_A = 55°C to 125°C V_{CC} = 5V ±10%

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ.[1]	Max.		
V _C	Input Clamp Voltage (all inputs)			-1.2	V	I _C =-5mA
I _F	Input Forward Current: ETLG input all other inputs		-.15 -.08	-0.5 -0.25	mA mA	V _F =0.45V
I _R	Input Reverse Current: ETLG input all other inputs			80 40	μA μA	V _R =5.5V
V _{IL}	Input LOW Voltage: all inputs			0.8	V	V _{CC} =5.0V
V _{IH}	Input HIGH Voltage: all inputs	2.0			V	V _{CC} =5.0V
I _{CC}	Power Supply Current			90	mA	See Note 2.
V _{OL}	Output LOW Voltage: all outputs		.3	.45	V	I _{OL} =10mA
V _{OH}	Output HIGH Voltage: ENLG output	2.4	3.0		V	I _{OH} =-1mA
I _{OS}	Short Circuit Output Current: ENLG output	-15	-35	-55	mA	V _{CC} =5.0V
I _{CEx}	Output Leakage Current: INT, A ₀ , A ₁ , A ₂			100	μA	V _{CEx} =5.5V

NOTES:

1. Typical values are for T_A = 25°C, V_{CC} = 5.0V.
2. B₀-B₂, SGS, CLK, R₀-R₄ grounded, all other inputs and all outputs open.

A.C. CHARACTERISTICS $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = +5V \pm 10\%$

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max.	
t_{CY}	CLK Cycle Time	85			ns
t_{PW}	CLK, ECS, INT Pulse Width	25	15		ns
t_{ISS}	INTE Setup Time to CLK	16	12		ns
t_{ISH}	INTE Hold Time after CLK	20	10		ns
$t_{ETCS}^{[2]}$	ETLG Setup Time to CLK	25	12		ns
$t_{ETCH}^{[2]}$	ETLG Hold Time After CLK	20	10		ns
$t_{ECCS}^{[2]}$	ECS Setup Time to CLK	85	25		ns
$t_{ECCH}^{[3]}$	ECS Hold Time After CLK	0			ns
$t_{ECRS}^{[3]}$	ECS Setup Time to CLK	110	70		ns
$t_{ECRH}^{[3]}$	ECS Hold Time After CLK	0			ns
$t_{ECSS}^{[2]}$	ECS Setup Time to CLK	85	70		ns
$t_{ECSH}^{[2]}$	ECS Hold Time After CLK	0			ns
$t_{DCS}^{[2]}$	SGS and B_0-B_2 Setup Time to CLK	90	50		ns
$t_{DCH}^{[2]}$	SGS and B_0-B_2 Hold Time After CLK	0			ns
$t_{RCS}^{[3]}$	R_0-R_7 Setup Time to CLK	100	55		ns
$t_{RCH}^{[3]}$	R_0-R_7 Hold Time After CLK	0			ns
t_{ICS}	INT Setup Time to CLK	55	35		ns
t_{CI}	CLK to INT Propagation Delay		15	30	ns
$t_{RIS}^{[4]}$	R_0-R_7 Setup Time to INT	10	0		ns
$t_{RIH}^{[4]}$	R_0-R_7 Hold Time After INT	35	20		ns
t_{RA}	R_0-R_7 to A_0-A_2 Propagation Delay		80	100	ns
t_{ELA}	ELR to A_0-A_2 Propagation Delay		40	55	ns
t_{ECA}	ECS to A_0-A_2 Propagation Delay		100	130	ns
t_{ETA}	ETLG to A_0-A_2 Propagation Delay		35	70	ns
$t_{DECS}^{[4]}$	SGS and B_0-B_2 Setup Time to ECS	20	10		ns
$t_{DECH}^{[4]}$	SGS and B_0-B_2 Hold Time After ECS	20	10		ns
t_{REN}	R_0-R_7 to ENLG Propagation Delay		45	70	ns
t_{ETEN}	ETLG to ENLG Propagation Delay		20	30	ns
t_{ECRN}	ECS to ENLG Propagation Delay		85	110	ns
t_{ECSN}	ECS to ENLG Propagation Delay		35	55	ns

WAVEFORMS (See 8214 Waveforms, page 10-131)**CAPACITANCE**

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max.	
C_{IN}	Input Capacitance		5	10	pF
C_{OUT}	Output Capacitance		7	12	pF

TEST CONDITIONS: $V_{BIAS} = 2.5V$, $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$