$\mu\text{-}255$ LAW COMPANDING CODEC

- ±5-VOLT POWER SUPPLIES
- LOW POWER DISSIPATION 30mW (Typ)
- FOLLOWS THE μ-255 COMPANDING LAW
- SYNCHRONOUS OR ASYNCHRONOUS OPE-RATION


SGS-THOMSON MICROELECTRONICS

- ON-CHIP SAMPLE AND HOLD
- ON-CHIP OFFSET NULL CIRCUIT ELIMI-NATES LONG-TERM DRIFT ERRORS AND NEED FOR TRIMMING
- SINGLE 16-PIN PACKAGE
- MINIMAL EXTERNAL CIRCUITRY REQUIRED
- SERIAL DATA OUTPUT OF 64kb/s-2.1Mb/s AT 8kHz SAMPLING RATE
- SEPARATE ANALOG AND DIGITAL GROUN-DING PINS REDUCE SYSTEM NOISE PRO-BLEMS

DESCRIPTION

The M5116 is a monolithic CMOS companding CODEC which contains two sections : (1) An analog-to-digital converter which has a transfer characteristic conforming to the μ -255 companding law and (2) a digital-to-analog converter which also conforms to the μ -255 law.


These two sections form a coder-decoder which is designed to meet the needs of the telecommunications industry for per-channel voice-frequency codecs used in telephone digital switching and transmission systems. Digital input and output are in serial format. Actual transmission and reception of 8-bit data words containing the analog information is done at a 64kb/s-2.1Mb/s rate with analog signal sampling occuring at an 8kHz rate. A sync pulse input is provided for synchronizing transmission and reception of multi-channel information being multiplexed over a single transmission line.



ANALOG INPUT 1 V+ 2 V+ 2 15 -VREF V- 3 N/C 4 13 ANALOG GROUND 13 ANALOG OUTPUT 12 DIGITAL INPUT 11 DIGITAL GROUND XMIT CLOCK 7 DIGITAL OUTPUT 8 9 RCV SYNC


PIN CONNECTION (top view)

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

PCM SYSTEM BLOCK DIAGRAM



POSITIVE AND NEGATIVE REFERENCE VOLT-AGES (+ V + REF and - VREF) Pins 16 and 15

These inputs provide the conversion references for the digital-to-analog converters in the M5116. + V_{REF} and - V_{REF} must maintain 100ppM/C regulation over the operating temperature range. Variation of the reference directly affects system gain.

ANALOG INPUT, Pin 1

Voice-frequency analog signals which are bandwidth-limited to 4kHz are input at this pin. Typically, they are then sampled at an 8kHz rate (refer to figure 1). The analog input must remain between + VREF and - VREF for accurate conversion. The recommended input interface circuit is shown in figure 6.

MASTER CLOCK : Pin 5

This signal provides the basic timing and control signals required for all internal conversions. It does not have to be synchronized with RCV SYNC, RCV CLOCK, XMIT SYNC, or XMIT CLOCK and is not internally related to them.

XMIT SYNC, Pin 6 (refer to figure 7 for the Timing Diagram)

This input is synchronized with XMIT CLOCK. When XMIT SYNC goes high, the digital output is activated, and the A/D conversion begins on the next positive edge of MASTER CLOCK. The conversion by MASTER CLOCK can be asynchronous with XMIT CLOCK. The serial output data is clocked out by the positive edges of XMIT CLOCK. The negative edge of XMIT SYNC causes the digital output to become three-state. XMIT SYNC may remain high longer than 8 XMIT CLOCK cycles, but must go low for at least 1 master clock before the transmission of the next digital word (refer to figure 9).



XMIT CLOCK. Pin 7 (refer to figure 7 for the Timing Diagram)

The on-chip 8-bit output shift register of the M5116 is unloaded at the clock rate present on this pin. Clock rates of 64kHz-2.1MHz can be used for XMIT CLOCK. The positive edge of the INTERNAL CLOCK transfers the data from the master to the slave of a master-slave flip-flop (refer to the figure 5). If the positive edge of XMIT SYNC occurs after the positive edge of XMIT CLOCK. XMIT SYNC will determine when the first positive edge of INTERNAL CLOCK will occur. In this event, the hold time for the first clock pulse is measured from the positive edge of XMIT SYNC.

RVC SYNC, Pin 9 (refer to figure 8 for the Timing Diagram)

This input is synchronized with RCV CLOCK, and serial data is clocked in by RCV CLOCK. Duration of the RCV SYNC pulse is approximately 8 RCV CLOCK periods. The conversion from digital to analog starts after the negative edge of the RCV SYNC pulse (refer to figure 1). The negative edge of RCV SYNC should occur before the 9th positive clock edge to insure that only eight bits are clocked in. RCV SYNC must stay low for 17 MASTER CLOCKS (min.) before the next digital word is to be received (refer to figure 10).

RCV CLOCK. Pin 10 (refer to figure 8 for Timing Diagram)

The on-chip 8-bit shift register for the M5116 is loaded at the clock rate present on this pin. Clock rates of 64kHz-2.1MHz can be used for RCV CLOCK. Valid data should be applied to the digital input before the positive edge of the internal clock (refer to figure 2). This set up time, t_{RDS}, allows the data to be transferred into the MASTER of a master-slave flip-flop. A hold time. t_{RDH}, is required to complete this transfer. If the rising edge of RCV SYNC occurs after the first rising edge of RCV CLOCK. RCV SYNC will determine when the first positive edge of INTERNAL CLOCK will occur. In this event, the set-up and hold times for the first clock pulse should be measured from the positive edge of RCV SYNC.





Figure 1 : A/D, D/A Conversion Timing.

Figure 2 : Data Input/Output Timing.



DIGITAL OUTPUT, Pin 8

The M5116 output register stores the 8-bit encoded sample of the analog input. This 8-bit word is shifted out under control of XMIT SYNC and XMIT CLOCK. When XMIT SYNC is low, the DIGITAL OUTPUT is an open circuit. When XMIT SYNC is high, the state of the DIGITAL OUTPUT is determined by the value of the output bit in the serial shift register. The output is composed of a Sign Bit, 3 Chord Bits, and 4 Step Bits. The sign Bit indicates the polarity of the analog input while the Chord and Step Bits indicate the magnitude. In the first Chord, the Step Bit has a value of 1.2mV. This doubling of the step value continues for each of the six successive Chords.

Each Chord has a specific value : and the Step Bits, 16 in each Chord, specify the displacement from that value (refer to Table 1). Thus the output, which follows the μ -255 law, has resolution that is proportional to the input level rather than to full scale. This provides the resolution of a 12-bit A/D converter at low input levels and that of a 6-bit converter as the input approaches full scale. The transfer characteristic of the A/D converter (μ -law Encoder) is shown in figure 3.

DIGITAL INPUT, Pin 12

The M5116 input register accepts the 8-bit sample of an analog value and loads it under control of RCV SYNC and RCV CLOCK. The timing diagram is shown in figure 11. When RCV SYNC goes high, the MK5116 uses RCV CLOCK to clock the serial data into its input register. RCV SYNC goes low to indicate the end of serial input data. The 8 bits of the input data have the same functions described for the DIGITAL OUTPUT. The transfer characteristic of the D/A converter (μ -Law Decoder) is shown in figure 4.

DIGITAL OUTPUT CODE u-LAW

Table 1.

	Chord Code	Chord Value	Step Value
1.	000	0.0mV	0.163mV
2.	001	10.11mV	1.226mV
3.	010	30.3mV	2.45mV
4.	011	70.8mV	4.90mV
5.	100	151.7mV	9.81mV
6.	101	313mV	19.61mV
7.	110	637mV	39.2mV
8.	111	1.284V	78.4mV


EXAMPLE :

SGS-THOMSON

1 011 0010 = + 70.8mV + (2 x 4.90mV) Sign Bit Chord Step Bits

If the sign bit were a zero, then both plus signs would be changed to minus signs.

Figure 3 : A/D Converter (µ-law encoder) Transfer Characteristic.






Figure 4 : D/A Converter (µ-law encoder) Transfer Characteristic.

ANALOG OUTPUT, Pin 13

The analog output is in the form of voltage steps (100% duty cycle) having amplitude equal to the analog sample which was encoded. This waveform is then filtered with an external low-pass filter with sinx/x correction to recreate the sampled voice signal.

OPERATION OF CODEC WITH 64kHz XMIT/RCV CLOCK FREQUENCIES

XMIT/RCV SYNC must not be allowed to remain at a logic "1" state. XMINT SYNC is required to be at a logic "0" state for 1 master-clock period (min.) before the next digital word is transmitted. RCV SYNC is required to be at a logic "0" state for 17 masterclock periods (min.) before the next digital word is received (refer to figures 9 and 10).

OFFSET NULL

The offset-null feature of the MK5116 eliminates long-term drift errors and conversion errors due to temperature changes by going through an offset-adjustment cycle before every conversion, thus guaranteeing accurate A/D conversion for inputs near ground. There is no offset adjust of the output amplifier because the resultant DC error (VOFFSET0) will have no effect, since the output is intended to be AC-coupled to the external filter. The sign is not used to null the analog input. Therefore, for an analog input of 0 volts, the sign bit will be stable.

PERFORMANCE EVALUATION

The equipment connections shown in figure 5 can be used to evaluate the performance of the MK5116. An analog signal provided by the HP3551A Transmission Test Set is connected to the Analog Input (Pin 1) of the MK5116. The Digital Output of the CODEC is tied back to the Digital Input, and the Analog Output is fed through a low-pass filter to the HP3551A. Remaining pins of the MK5116 are connected as follows :

- (1) RCV SYNC is tied to XMIT SYNC
- (2) XMIT CLOCK is tied to MASTER CLOCK. The signal is inverted and tied to RCV CLOCK.


The following timing signals are required :

- (1) MASTER CLOCK = 1.536MHz
- (2) XMIT SYNC repetition rate = 8kHz
- (3) XMIT SYNC width = 8 XMIT CLOCK periods

When all the above requirements are met, the setup of figure 5 permits the measurement of synchronous system performance over a wide range of analog inputs. The data register and ideal decoder provide a means of checking the encoder portion of the MK5116 independently of the decoder section. To test the system in the asynchronous mode, MAS-TER CLOCK should be separated from XMIT CLOCK, and MASTER CLOCK should be separated from RCV CLOCK, XMIT and RCV SYNCS are also separated. Some experimental results obtained with the MK5116 are shown in figure 11 and figure 12. In each case, both the measured results and the corresponding D3 Channel Bank specifications are shown. The MK5116 exceeds the requirements for Signal-to-Distortion ratio (figure 11) and for Gain Tracking (figure 12).







Note : The ideal decoder consist of a digital decompander and a 13-bit precision DAC.

ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
DC Supply Voltage, V+	+ 6	V
DC Supply Voltage, V-	- 6	V
Ambient Operating Temperature, T _A	0 to 70	°C
Storage Temperature	- 55 to + 125	_ ∘C
Package Dissipation at 25 °C (derated 9mW/°C when soldered into PCB)	500	mW
Digital Input	$-0.5V \le V_{IN} \le V_{+}$	
Analog Input	$V- \leq V_{IN} \leq V+$	
+ V _{REF}	$-0.5V \leq + V_{REF} \leq V+$	
- V _{REF}	$V-\leq -V_{REF} \leq +0.5$	V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damages to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

ELECTRICAL OPERATING CHARACTERISTICS

POWER SUPPLY REQUIREMENTS

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V+	Positive Supply Voltage	4.75	5.0	5.25	V	
V-	Negative Supply Voltage	- 5.25	- 5.0	- 4.75	V	
+ VREF	Positive Reference Voltage	2.375	2.5	2.625	V	1
- VREF	Negative Reference Voltage	- 2.625	- 2.5	- 2.375	V	1



TEST CONDITIONS : V+ = 5.0V, V- = - 5.0V, + V_{REF} = 2.5V, - V_{REF} = - 2.5V, T_A = 0°C to 70°C

DC CHARACTERISTICS

Symbol	Parameter	Min.	Typ.	Max.	Unit	Notes
RINAS	Analog Input Resistance During Sampling		2		kΩ	2
RINANS	Analog Input Resistance Non-Sampling		100		MΩ	
CINA	Analog Input Capacitance		150	250	pF	2
VOFFSET 1	Analog Input Offset Voltage		± 1	± 8	mV	2
ROUTA	Analog Output Resistance		1	10	Ω	Ì
IOUTA	Analog Output Current	0.25	0.5		mA	
V _{OFFSET 0}	Analog Output Offset Voltage		+ 20	± 850	mV	
INLOW	Logic Input Low Current (V _{IN} = 0.8V) Digital Input. Clock Input, Sync Input		± 0.1	± 10	μА	3
INHIGH	Logic Input High Current ($V_{IN} = 2.4V$) Digital Input. Master and RCV Clock Input, RCV Sync Input		± 0.1	± 10	μA	3
LINHIGHX	Logic Input High Current ($V_{IN} = 2.4V$) TX Clock. TX Sync		25	- 0.8	mA	3
CDO	Digital Output Capacitance		8	12	рF	
IDOL	Digital Output Leakage Current		± 0.1	± 10	μA	
VOUTLOW	Digital Output Low Voltage			0.4	V	4
Vouthigh	Digital Output High Voltage	3.9			V	4
l+	Positive Supply Current		4	10	mA	5
1-	Negative Supply Current		2	6	mA	5
IREF.	Positive Reference Current		4	20	μA	
IREF-	Negative Reference Current		4	20	μA	

AC CHARACTERISTICS (refer to figure 10 and figure 11)

Symbol	Parameter	Min.	Тур	Max.	Unit	Notes
FM	Master Clock Frequency	1.5	1.544	2.1	MHz	Ì
FR. Fx	XMIT. RCV Clock Frequency	0.064	1.544	2.1	MHz	Ì
PWCLK	Clock Pulse Width (MASTER, XMIT, RCV)	200			ns	1
tRC, tFC	Clock Rise. Fall Time (MASTER, XMIT, RCV)			25% of PW _{CLK}	ns	
tas, tes	Sync Rise. Fall Time (XMIT, RCV)			25% of PW _{CLK}	ns	
t _{dir} , t _{dif}	Data Input Rise, Fall Time			25% of PW _{CLK}	ns	
twsx. twsR	Sync Pulse Width (XMIT RCV)		8 F _X (F _R)		μs	



Symbol	Parameter	Min.	Typ.	Max.	Unit	Notes
tes	Sync Pulse Period (XMIT, RCV)		125		μs	
txcs	XMIT Clock-to-XMIT Sync Delay	50% of t _{FC} (t _{RS})			ns	6
txcsn	XMIT Clock-to-XMIT Sync (negative edge) Delay	200			ns	
txss	XMIT Sync Set-Up Time	200			ns	
txDD	XMIT Data Delay	0		200	ns	4
txDP	XMIT Data Present	0		200	ns	4
txDT	XMIT Data Three State			150	ns	4
TDOF	Digital Output Fall Time		50	100	ns	4
toor	Digital Output Rise Time		50	100	ns	4
ISRC	RVC Sync-to-RCV Clock Delay	50% of t _{RC} (t _{FS})			ns	6
TRDS	RCV Data Set-up Time	50			ns	7
1DRH	RCV Data Hold Time	200			ns	7
IRCS	RCV Clock-to-RCV Sync Delay	200			ns	
IRSS	RCV Sync Set-up Time	200			ns	7
tsao	RCV Sync-to-Analog Output Delay		7		μs	
SLEW+	Analog Output Positive Slew Rate		1		V/µs	
SLEW-	Analog Output Negative Slew Rate		1		V/µs	
DROOP	Analog Output Droop Rate		25		μV/μs	

DC CHARACTERISTICS (refer to figure 7 and figure 8)

AC CHARACTERISTICS (refer to figures 11 and 12)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
GT _x	Gain Tracking Transmit	Analog Input = + 3 to - 37dBm0 Analog Input = - 37 to - 50dBm0 Analog Input = - 50 to - 55dBm0 Relative to 0 dBm0	2 4 - 1.25	0.0 ± 0.1 ± 0.2	+ .2 + .4 + 1.25	dB dB dB
GTR	Gain Tracking Receive	Input Level = + 3 to - 37dBm0 Input Level = - 37 to - 50dBm0 Input Level = - 50 to - 55dBm0 Relative to 0 dBm0	2 4 - 1.25	0.0 ± 0.1 ± 0.2	+ .2 + .4 + 1.25	dB dB dB
GT _{E E}	Gain Tracking End to End	Analog Input = + 3 to - 37dBm0 Analog Input = - 37 to - 50dBm0 Analog Input = - 50 to - 55dBm0 Relative to 0 dBm0	4 8 - 2.50	0.0 ± 0.1 ± 0.2	+ .4 + .8 + 2.50	dB dB dB
SD _X	Signal to Distortion Transmit	Analog Input = 0 to - 30dBm0 Analog Input = - 40dBm0 Analog Input = - 45dBm0	37 31 26			dB dB dB
SDR	Signal to Distortion Receive	Input Level = 0 to - 30dBm0 Input Level = - 40dBm0 Input Level = - 45dBm0	37 31 26			dB dB dB



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
SD _{E-E}	Signal to Distortion End to End	Analog Input = 0 to - 30dBm0 Analog Input = - 40 dBm0 Analog Input = - 45 dBm0	35 29 24			dB dB dB
Nx	Idle Channel Noise Transmit	Analog Input = 0Volts			17	dBnc0
NR	Idle Channel Noise Receive	Digital Input = 0 Code			0	dBnc0
NEE	Idle Channel Noise End to End	Analog Input = 0Volts Digital Output to Digital Input			18	dBncO
CTRX	Crosstalk Receive to Transmit	Analog In = -50 dBm0 at 2600H _Z Digital Input = 0dBm0 at 1008H _Z digital			- 80	dB
CT _{XR}	Crosstalk Transmit to Receive	Analog In = 0dBm0 at $1008H_Z$ Digital Input = 0 Code			- 80	dB
TLP	Transmit Level Point	600Ω		+ 4		dB

AC CHARACTERISTICS (refer to figures 11 and 12)

Notes · 1. + VREF and - VREF must be matched within ±1 % in order to meet system requirements

2. Sampling is accomplished by charging an internal capacitor ; therefore, the designer should avoid excessive source impedance Input-related device characteristics are derived using the Recommended Analog Input Circuit. See figure 6


3. When a transition from a "1" to a "0" takes place, the user must sink the "1" current until reaching the "0" level.

4. Driving 30pF with IoH = 100µA, IoL = 500µA.

Results in 30mW typical power dissipation (clocks applied) under normal operating conditions.
This delay is necessary to avoid overlapping CLOCK and SYNC


The first bit of data is loaded when the Sync and Clock are both "1" during bit time 1 as shown on RCV timing diagram.

Figure 6 : Recommended Analog Input Circuit.











Note: All rise and fall times are measured from 0.4V and 2.4V. All delay times are measured from 1.4V.







Note: All rise and fall times are measured from 0.4V and 2.4V. All delay times are measured from 1.4V








Note : All rise and fall times are measured from 0.4V and 2.4V. All delay times are measured from 1.4V.





Note : All rise and fall times are measured from 0.4V and 2.4V. All delay times are measured from 1.4V.



Figure 11 : Single-ended Signal to Distortion.

