# National Semiconductor


## 96L02 Dual Retriggerable Resettable Monostable Multivibrator

## **General Description**

The 96L02 is a dual TTL monostable multivibrator with trigger mode selection, reset capability, rapid recovery, internally compensated reference levels and high speed capability. Output pulse duration and accuracy depend on external timing components, and are therefore under user control for each application. It is well suited for a broad variety of applications, including pulse delay generators, square wave generators, long delay timers, pulse absence detectors, frequency detectors, clock pulse generators and fixed-frequency dividers. Each input is provided with a clamp diode to limit undershoot and minimize ringing induced by fast fall times acting on system wiring impedances.

#### Features

- Retriggerable, 0% to 100% duty cycle
- DC level triggering, insensitive to transition times
- Leading or trailing-edge triggering
- Complementary outputs with active pull-ups
- $\blacksquare$  Pulse width compensation for  $\Delta V_{CC}$  and  $\Delta T_A$
- 50 ns to ∞ output pulse width range
- Optional retrigger lock-out capability
- Resettable, for interrupt operations



#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Storage Temperature Range	-65°C to +150°

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	Conditions	96L02 (MII)			Units
			Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.7	v
ЮН	High Level Output Current				0.36	mA
IOL	Low Level Output Current				4.8	mA
TA	Free Air Operating Temperature		- 55		125	°C
t <sub>w</sub> (L) t <sub>w</sub> (H)	Minimum Input Pulse Width, I1, Ī0	$V_{\rm CC} = 5.0 V$			50	ns
t <sub>w</sub> (min)	Minimum Output Pulse Width at Q, $\overline{Q}$	$\label{eq:VCC} \begin{split} V_{CC} &= 5.0 \text{V}, \text{R}_{\text{X}} = 20 \text{ k} \Omega \\ C_{\text{X}} &= 0, \text{C}_{\text{L}} = 15 \text{ pF} \end{split}$	10		300	ns
tw	Output Pulse Width, Q, Q	$\label{eq:VCC} \begin{array}{l} V_{CC}=5.0V, R_X=39k\Omega\\ C_X=1000pF \end{array}$	11.5		14.2	μs
RX	Timing Resistor Range				100	kΩ

### Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -10 mA$			-1.5	v
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			v
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Min, V_{IL} = Max$			0.3	v
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			20	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.3V$			-0.4	mA
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	-2.0		-13.0	mA
Icc	Supply Current	V <sub>CC</sub> = Max (Note 3)			16	mA

Note 1: All typicals are at V<sub>CC</sub> = 5V,  $T_A$  = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open and all inputs grounded.

6L02

Symbol	Parameter	Conditions	Min	Max	Units
<sup>t</sup> PLH	Propagation Delay $\overline{10}$ to Q, 11 to Q	$\label{eq:VCC} \begin{split} V_{CC} &= 5.0 \text{V}, \text{R}_{X} = 20 \text{ k}\Omega \\ C_{X} &= 0, C_{L} = 15 \text{ pF} \end{split}$		75	ns
t <sub>PHL</sub>	Propagation Delay $\overline{10}$ to $\overline{Q}$ , 11 to $\overline{Q}$	$\label{eq:VCC} \begin{split} V_{CC} &= 5.0 \text{V}, \text{R}_{\text{X}} = 20 \text{ k} \Omega \\ C_{\text{X}} &= 0, \text{C}_{\text{L}} = 15 \text{ pF} \end{split}$		62	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{CD}$ to $\overline{Q}$ , $\overline{CD}$ to Q	$\label{eq:VCC} \begin{array}{l} V_{CC}=5.0V,R_{X}=39k\Omega\\ C_{X}=1000pF \end{array}$		100	ns
4 (12) POSITIVE 4 (12) POSITIVE TRIGGER 5 (11) REGATIVE TRIGGER	nal Block Diagram				<u>q</u> 7 (9)

TL/F/10203-3

## **Operation Notes**

1. TRIGGERING—can be accomplished by a positive-going transition on pin 4 (12) or a negative-going transition on pin 5 (11). Triggering begins as a signal crosses the input  $V_{IL}:V_{IH}$  threshold region; this activates an internal latch whose unbalanced cross-coupling causes it to assume a preferred state. As the latch output goes LOW it disables the gates leading to the Q output and, through an inverter, turns on the capacitor discharge transistor. The inverted signal is also fed back to the latch input to change its state and effectively end the triggering action; thus the latch and its associated feed-back perform the function of a differentiator.

The emitters of the latch transistors return to ground through an enabling transistor which must be turned off between successive triggers in order for the latch to proceed through the proper sequence when triggering is desired. Pin 5 (11) must be HIGH in order to trigger at pin 4 (12); conversely, pin 4 (12) must be LOW in order to trigger at pin 5 (11).

2. RETRIGGERING—In a normal cycle, triggering initiates a rapid discharge of the external timing capacitor, followed by a ramp voltage run-up at pin 2 (14). The delay will time out when the ramp voltage reaches the upper trigger point of a Schmitt circuit, causing the outputs to revert to the quiescent state. If another trigger occurs before the ramp voltage reaches the Schmitt threshold, the capacitor will be discharged and the ramp will start again without having disturbed the output. The delay period can there

fore be extended for an arbitrary length of time by insuring that the interval between triggers is less than the delay time, as determined by the external capacitor and resistor.


- 3. NON-RETRIGGERABLE OPERATION—Retriggering can be inhibited logically, by connecting pin 6 (10) back to pin 4 (12) or by connecting pin 7 (9) back to pin 5 (11). Either hook-up has the effect of keeping the latch-enabling transistor turned on during the delay period, which prevents the input latch from cycling as discussed above in the section on triggering.
- 4. OUTPUT PULSE WIDTH—An external resistor R<sub>X</sub> and an external capacitor C<sub>X</sub> are required, as shown in the functional block diagram. To minimize stray capacitance and noise pickup, R<sub>X</sub> and C<sub>X</sub> should be located as close as possible to the circuit. In applications which require remote trimming of the pulse width, as with a variable resistor, R<sub>X</sub> should consist of a fixed resistor in series with the variable resistor; the fixed resistor should be located as close as possible to the circuit. The output pulse width t<sub>w</sub> is defined as follows, where R<sub>X</sub> is in k $\Omega$ , C<sub>X</sub> is in pF and t<sub>w</sub> is in ns.

$$\begin{split} t_w &= 0.33 \; \text{R}_X \text{C}_X \, (1 \, + \, 3/\text{R}_X) \text{ for } \text{C}_X \geq 10^3 \, \text{pF} \\ 20 \; \text{k}\Omega \, \leq \, \text{R}_X \leq 100 \; \text{k}\Omega \text{ for } -55^\circ \text{C} \text{ to } +125^\circ \text{C} \end{split}$$

 $C_X$  may vary from 0 to any value. For pulse widths with  $C_X$  less than  $10^3 \ pF$  see Figure a.

#### **Operation Notes** (Continued)

5. SETUP AND RELEASE TIMES—The setup times listed below are necessary to allow the latch-enabling transistor to turn off and the node voltages within the input latch to stabilize, thus insuring proper cycling of the latch when the next trigger occurs. The indicated release times (equivalent to trigger duration) allow time for the input latch to cycle and its signal to propagate.



TL/F/10203-4

Input to Pin 5 (11) Pin 4 (12) = L Pin 3 (13) = H



t1, t4 = SETUP TIME > 60 ns



TL/F/10203-5

Input to Pin 4 (12) Pins 5 (11) and 3 (13) = H

6. RESET OPERATION—A LOW signal on  $\overline{C}_D$ , pin 3 (13), will terminate an output pulse, causing Q to go LOW and  $\overline{Q}$  to go HIGH. As long as  $\overline{C}_D$  is held LOW, a delay period cannot be initiated nor will attempted triggering cause spikes at the outputs. A reset pulse duration, in the LOW state, of 25 ns is sufficient to insure resetting. If the reset input goes LOW at the same time that a trigger transition occurs, the reset will dominate and the outputs will not respond to the trigger. If the reset input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.

