93L28 Dual 8-Bit Shift Register

General Description

The 93L28 is a high speed serial storage element providing 16 bits of storage in the form of two 8-bit registers. The multifunctional capability of this device is provided by several features: 1) additional gating is provided at the input to both shift registers so that the input is easily multiplexed between two sources; 2) the clock of each register may be provided separately or together; 3) both the true and complementary outputs are provided from each 8-bit register, and both registers may be master cleared from a common input.

Features

- 2-input multiplexer provided at data input of each register
- Gated clock input circuitry
- Both true and complementary outputs provided from last bit of each register
- Asynchronous master reset common to both registers



Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
MIL	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	93L28 (MIL)		Units	
Gymbol	Falancei	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	v
VIH	High Level Input Voltage	2			v
VIL	Low Level Input Voltage			0.7	v
Іон	High Level Output Current			-400	μΑ
IOL	Low Level Output Current			4.8	mA
T _A	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to CP	30 30			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to CP	0 0			ns
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	55 55			ns
t _w (L)	MR Pulse Width with CP HIGH	60			ns
t _w (L)	MR Pulse Width with CP LOW	70			ns

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)							
Symbol	Parameter	Conditions		Min	Typ (Note 1)	Мах	Units
Vi	Input Clamp Voltage	$V_{CC} = Min, I_1 = -10 \text{ mA}$				- 1.5	v
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	v
li	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
Чн	HIGH Level	$V_{CC} = Max, V_I = 2.4V$	MR, Dx			20	
	Input Current		CP (7, 10)			30	uА
			S			40	μ., (
			CP Com			60	
l _{IL}	LOW Level	$V_{CC} = Max, V_1 = 0.3V$	MR, Dx			-400	
	Input Current		CP (7, 10)			-600	
			S			-800	μη
			CP Com			-1200	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5		-25	mA
Icc	Supply Current	V _{CC} = Max				25.3	mA

93L28

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	C _L =	Unite	
Cymbol	Falameter	Min	Max	Onita
f _{max}	Maximum Shift Right Frequency	5.0		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q_7 or \overline{Q}_7		45 80	ns
tPHL	Propagation Delay $\overline{\text{MR}}$ to Q_7		110	ns

Functional Description

The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW-to-HIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a logic HIGH signal. Each 8-bit shift register has a 2-input multiplexer in front of the serial data input. The two data inputs D0 and D1 are controlled by the data select input (S) following the Boolean expression:

Serial data in: S_D = SD0 + SD1

An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.

Shift Select Tab	le
------------------	----

Inputs		Output	
S	D0	D1	Q7 (t _{n + 8})
L	L	х	L
L	н	х	н
н	X	L	L
н	X	н	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

n+8 = Indicates state after eight clock pulse

Logic Diagram



TL/F/10200-3