

93L14 Quad Latch

General Description


The 93L14 is a multifunctional 4-bit latch designed for general purpose storage applications in high speed digital systems. All outputs have active pull-up circuitry to provide high capacitance drive and to provide low impedance in both logic states for good noise immunity.

Features

- Can be used as single input D latches or set/reset latches
- Active low enable gate input
- Overriding master reset

Connection Diagram


Dual-In-Line Package



TL/F/9612-1

Order Number 93L14DMQB or 93L14FMQB See NS Package Number J16A or W16A

Logic Symbol



Pin Names	Description
Ē	Enable Input (Active LOW)
D0-D3	Data Inputs
<u></u> S0− <u>S</u> 3	Set Inputs (Active LOW)
MR	Master Reset Input (Active LOW)
Q0-Q3	Latch Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

MIL -55°C to +125°C Storage Temperature Range -65°C to +150°C Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units	
	raianetei	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage	4.5	5	5.5	٧
V _{IH}	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.7	٧
Іон	High Level Output Voltage			-400	μΑ
loL	Low Level Output Current			4.8	mA
T _A	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to E	10 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to E	0 10			ns
t _s (H)	Setup Time HIGH, D _n to S̄ _n	15			ns
t _h (L)	Hold Time LOW, D _n to \overline{S}_n	5			ns
t _w (L)	E Pulse Width LOW	30			ns
t _w (L)	MR Pulse Width LOW	25			ns
t _{rec}	Recovery Time, MR to E	5			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$			-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	٧
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_i = 2.4V$	Inputs			20	μΑ
			D _n			30	μΛ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	μΑ
•			Dn			-600	٦٣
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-2.5		-25	mA
lcc	Supply Current	V _{CC} = Max (Note 3)				16.5	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L =	Units	
	T drameter	Min	Max	
^t PLH t _{PHL}	Propagation Delay E to Q _n		45 36	ns
t _{PLH} t _{PHL}	Propagation Delay D _n to Q _n		30 30	ns
t _{PLH}	Propagation Delay, MR to Q _n		30	ns
t _{PHL}	Propagation Delay, \overline{S}_n to Q_n		33	ns

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Functional Description

The 93L14 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the \overline{S}_n and D_n inputs. The Master Reset when activated overrides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE-LATCH—For D-type operation the \overline{S} input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH.

SET/RESET LATCH—During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the \overline{S} input if the D input is HIGH. If both \overline{S} and D inputs are LOW, the D input will dominate and the latch wil be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

Truth Table

MR	Ē	D	S	Qn	Operation
Н	L	L	L	L	D Mode
H	L	Н	L	L	
Н	Н	Х	Х	Q _{n-1}	
Н	L	L	L	L	R/S Mode
ļ н	L	н	L	Н	
Н	L	L	н	L	
Н	L	н	н	Q _{n-1}	
Н	Н	X	X	Q _{n-1} Q _{n-1}	
L	х	Х	Х	L	RESET

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Q_{n-1} = Previous Output State

Qn = Present Output State

Logic Diagram

