




## 93L08 Dual 4-Bit Latch

### General Description

The 93L08 is a dual 4-bit D-type latch designed for general purpose storage applications in digital systems. Each latch contains both an active LOW Master Reset input and active LOW Enable inputs.


### Connection Diagram



TL/F/9594-1

Order Number 93L08DMQB or 93L08FMQB  
See NS Package Number J24A or W24C

### Logic Symbol



V<sub>CC</sub> = Pin 24  
GND = Pin 12

TL/F/9594-2

Pin Names	Description
D0a–D3a } D0b–D3b }	Parallel Latch Inputs
E0a, E1a, E0b, E1b,	AND Enable Inputs (Active LOW)
MRa, MRb	Master Reset Inputs (Active LOW)
Q0a–Q3a } Q0b–Q3b }	Parallel Latch Outputs

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
MIL	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage	2			V
V <sub>IL</sub>	Low Level Input Voltage			0.7	V
I <sub>OH</sub>	High Level Output Current			-400	μA
I <sub>OL</sub>	Low Level Output Current			4.8	mA
T <sub>A</sub>	Free Air Operating Temperature	-55		125	°C
t <sub>s</sub> (H)	Setup Time HIGH, D <sub>n</sub> to $\bar{E}_n$	8			ns
t <sub>h</sub> (H)	Hold Time HIGH, D <sub>n</sub> to $\bar{E}_n$	1			ns
t <sub>s</sub> (L)	Setup Time LOW, D <sub>n</sub> to $\bar{E}_n$	18			ns
t <sub>h</sub> (L)	Hold Time LOW, D <sub>n</sub> to $\bar{E}_n$	4			ns
t <sub>w</sub> (L)	$\bar{E}_n$ Pulse Width LOW	32			ns
t <sub>w</sub> (L)	$\overline{MR}$ Pulse Width LOW	30			ns
t <sub>rec</sub>	Recovery Time, $\overline{MR}$ to $\bar{E}_n$	10			ns

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -10 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max, V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.4			V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			0.3	V
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.4V	Inputs		20	μA
			D <sub>n</sub>		30	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.3V	Inputs		-400	μA
			D <sub>n</sub>		-640	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	-2.5		-25	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 3)			29	mA

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I<sub>CC</sub> is measured with all outputs open and all inputs grounded.

## Switching Characteristics

$V_{CC} = +5.0V$ ,  $T_A = +25^\circ C$  (See Section 3 for waveforms and load configurations)

Symbol	Parameter	$C_L = 15\text{ pF}$		Units
		Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\bar{E}_n$ to $Q_n$		45 38	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $D_n$ to $Q_n$		27 29	ns
$t_{PHL}$	Propagation Delay $\overline{MR}$ to $Q_n$		30	ns

## Functional Description


Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input. The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the Master Reset input.

## Truth Table

$\overline{MR}$	$\bar{E}_0$	$\bar{E}_1$	D	$Q_n$	Operation
H	L	L	L	L	Data Entry
H	L	L	H	L	Data Entry
H	L	H	X	$Q_{n-1}$	Hold
H	H	L	X	$Q_{n-1}$	Hold
H	H	H	X	$Q_{n-1}$	Hold
L	X	X	X	L	Reset

$Q_{n-1}$  = Previous Output State  
 $Q_n$  = Present Output State  
 H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial

## Logic Diagram



TL/F/9594-3