

93H72

HIGH SPEED 4-BIT SHIFT REGISTER

(With Enable)


DESCRIPTION — The '72 high speed 4-bit shift register is a multifunctional sequential logic block which is useful in a wide variety of register applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial and parallel-parallel data transfers. The '72 has three synchronous modes of operation: shift, parallel load and hold (do nothing). The hold capability permits information storage in the register independent of the clock.

- 60 MHz TYPICAL SHIFT FREQUENCY
- SYNCHRONOUS PARALLEL DATA ENTRY
- DATA HOLD (DO NOTHING) INDEPENDENT OF CLOCK
- FULLY SYNCHRONOUS, EDGE-TRIGGERED
- ASYNCHRONOUS MASTER RESET


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	93H72PC		9B
Ceramic DIP (D)	A	93H72DC	93H72DM	6B
Flatpak (F)	A	93H72FC	93H72FM	4L

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



$V_{CC} = \text{Pin } 16$
 $GND = \text{Pin } 8$

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93H (U.L.) HIGH/LOW
\overline{E}	Enable Input (Active LOW)	2.0/2.0
\overline{PE}	Parallel Enable Input (Active LOW)	1.0/1.0
$P_0 - P_3$	Parallel Data Inputs	1.0/1.0
\overline{CP}	Clock Pulse Input	2.0/2.0
\overline{MR}	Master Reset Input (Active LOW)	1.0/1.0
D	Serial Data Input	1.0/1.0
$Q_0 - Q_3$	Parallel Outputs	20/10
$\overline{Q_3}$	Last Stage Complementary Output	20/10

FUNCTIONAL DESCRIPTION — The '72 is a 4-bit shift register with three modes of operation: shift, parallel load and hold (do nothing). The register is fully synchronous with any output change occurring after the rising clock edge. The '72 features edge-triggered type characteristics on all inputs (except \overline{MR}) which means there are no restrictions on the activity of these inputs (\overline{PE} , \overline{E} , $P_0 - P_3$, D) for logic operation except for the setup requirements prior to the LOW-to-HIGH clock transition.

The mode of operation of the '72 is determined by the two inputs, Parallel Enable (\overline{PE}) and Enable (\overline{E}) as shown in Table 1. The active LOW Enable when HIGH, places the register in the hold mode with the register flip-flops retaining their information. When the Enable is activated (LOW) the Parallel Enable (\overline{PE}) determines whether the register operates in a shift or parallel data entry mode.

When the Enable is LOW and the Parallel Enable input is LOW the parallel inputs are selected and will determine the next condition of the register synchronously with the clock as shown in Table II. In this mode the element appears as four common clocked D flip-flops. With \overline{E} LOW and the \overline{PE} input HIGH the device acts as a 4-bit shift register with serial data entry through the D input shown in Table III. In both cases the next state of the flip-flops occurs after the LOW-to-HIGH transition of the clock input.

The asynchronous active LOW Master Reset overrides all inputs and clears the register forcing outputs $Q_0 - Q_3$ LOW and \overline{Q}_3 HIGH. To provide for left shift operation, P_3 is used as the serial data input and Q_0 is the serial data output. The other outputs are tied back to the previous parallel inputs, with Q_3 tied to P_2 , Q_2 tied to P_1 and Q_1 tied to P_0 .

LOGIC DIAGRAM




TABLE I. MODE SELECT TABLE

MODE		\overline{MR}	\overline{E}	\overline{PE}	P_0	P_1	P_2	P_3	D
Synchronous	Parallel Load	H	L	L	Parallel Data Entry				X
	Serial Shift	H	L	H	X	X	X	X	Serial Data Entry
	Hold	H	H	L	X	X	X	X	X
	Hold	H	H	H	X	X	X	X	X
Asynchronous	Reset	L	X	X	All Outputs Set LOW ($\overline{Q}_3 = \text{HIGH}$)				

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

TABLE II.
PARALLEL DATA ENTRY

P ₀ — P ₃ INPUT @ t _n	Q @ t _n + 1
L	L
H	H

TABLE III.
SERIAL DATA ENTRY

D INPUT @ t _n	Q ₀ @ t _n + 1
L	L
H	H

t_n = Present State
t_n + 1 = State after next clock
H = HIGH Voltage Level
L = LOW Voltage Level

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	93H		UNITS	CONDITIONS
		Min	Max		
I _{OS}	Output Short Circuit Current	-30	-100	mA	V _{CC} = Max, V _{OUT} = 0 V
I _{CC}	Power Supply Current	XM	120	mA	V _{CC} = Max
		XC	135		

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25° C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	93H		UNITS	CONDITIONS
		C _L = 15 pF			
		Min	Max		
f _{max}	Maximum Shift Frequency	45		MHz	Figs. 3-1, 3-8
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		16 21	ns	Figs. 3-1, 3-8
t _{PHL}	Propagation Delay MR to Q _n		26	ns	Figs. 3-1, 3-16

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25° C

SYMBOL	PARAMETER	93H		UNITS	CONDITIONS
		Min	Max		
t _s (H) t _s (L)	Setup Time HIGH or LOW D or P _n to CP	7.0		ns	Fig. 3-6
t _s (H) t _s (L)	Setup Time HIGH or LOW \bar{E} to CP	17			
t _s (H) t _s (L)	Setup Time HIGH or LOW \bar{PE} to CP	19		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW D, P _n , \bar{E} or \bar{PE} to CP	0			
t _w (L)	MR Pulse Width LOW	19		ns	Fig. 3-16
t _{rec}	MR Recovery Time	7.0			