

## LINEAR INTEGRATED CIRCUITS

### DESCRIPTION

The 75450 and 75450A are dual peripheral drivers designed for use in systems that employ TTL or DTL logic. These circuits feature two standard 7400 series gates and two uncommitted, high current, high voltage, npn output driver transistors.


### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+7V
Input Voltage	+5.5V
Collector-Emitter Voltage	+30V
Continuous Collector Current	300mA
Continuous Total Power Dissipation	800mW


### NOTES:

Positive Logic:  $Y = \overline{AG}$  (gate only)  
 C = AG (gate and transistor)

### PIN CONFIGURATION



### EQUIVALENT CIRCUIT



### ELECTRICAL CHARACTERISTICS - TTL GATES ( $V_{CC} = 5V$ , $T_A = 25^\circ C$ )

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	High-Level Input Voltage		2			V
$V_{IL}$	Low-Level Input Voltage				0.8	V
$V_I$	Input Clamp Voltage	$V_{CC} = 4.75V$ , $I_1 = -12mA$			-1.5	V
$V_{OH}$	High-Level Output Voltage	$V_{CC} = 4.75V$ , $V_{IL} = 0.8V$ $I_{OM} = -400\mu A$	2.4	3.3		V
$V_{OL}$	Low-Level Output Voltage	$V_{CC} = 4.75V$ , $V_{1H} = 2V$ , $I_{OL} = 16mA$		0.22	0.4	V
$I_I$	Input Current at Maximum Input Voltage	Input A Input G $V_{CC} = 5.25V$ , $V_1 = 5.5V$			1 2	mA
$I_{IH}$	High-Level Input Current	Input A Input G $V_{CC} = 5.25V$ , $V_1 = 2.4V$			40 80	$\mu A$
$I_{IL}$	Low-Level Input Current	Input A Input G $V_{CC} = 5.25V$ , $V_1 = 0.4V$			-1.6 -3.2	mA
$I_{OS}$	Short Circuit Output Current	$V_{CC} = 5.25V$	-18		-55	mA
$I_{CCH}$	Supply Current, High-Level Output	$V_{CC} = 5.25V$ , $V_1 = 0$		2	4	mA
$I_{CCL}$	Supply Current, Low-Level Output	$V_{CC} = 5.25V$ , $V_1 = 5V$		6	11	mA

**SIGNETICS ■ 75450 – DUAL PERIPHERIAL DRIVER**
**ELECTRICAL CHARACTERISTICS - OUTPUT TRANSISTORS (Cont'd)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(BR)}\text{ CBO}$ Collector-Base Breakdown Voltage	$I_C = 100\mu\text{A}, I_E = 0$	35			V
$V_{(BR)}\text{ CER}$ Collector-Emitter Breakdown Voltage	$I_C = 100\mu\text{A}, R_{BE} = 500\Omega$	30			V
$V_{(BR)}\text{ EBO}$ Emitter-Base Breakdown Voltage	$I_E = 100\mu\text{A}, I_C = 0$	5			V
$h_{FE}$ Static Forward Current Transfer Ratio	$V_{CE} = 3\text{V}, I_C = 100\text{mA}, T_A = 25^\circ\text{C}$ $V_{CE} = 3\text{V}, I_C = 300\text{mA}, T_A = 25^\circ\text{C}$ $V_{CE} = 3\text{V}, I_C = 100\text{mA}, T_A = 0^\circ\text{C}$ $V_{CE} = 3\text{V}, I_C = 300\text{mA}, T_A = 0^\circ\text{C}$	25 30 20 25			
$V_{BE}$ Base-Emitter Voltage	$I_B = 10\text{mA}, I_C = 100\text{mA}$ $I_B = 30\text{mA}, I_C = 300\text{mA}$		0.85 1.05	1 1.2	V
$V_{CE}\text{ (sat)}$ Collector-Emitter Saturation Voltage	$I_B = 10\text{mA}, I_C = 100\text{mA}$ $I_B = 30\text{mA}, I_C = 300\text{mA}$		0.25 0.5	0.4 0.7	V

**SWITCHING CHARACTERISTICS - TTL GATES ( $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$ )**

PARAMETER	TEST CONDITIONS	75450			75450A			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>TTL GATES</b>								
$t_{PLH}$ Propagation Delay Time Low-to-High-Level Output	$C_L = 15\text{pF}, R_L = 400\Omega$		12	22		20		ns
$t_{PHL}$ Propagation Delay Time, High-to-High-Level Output			8	15		8		ns
<b>OUTPUT TRANSISTORS</b>								
$t_D$ Delay Time	$I_C = 200\text{mA}, I_B(1) = 20\text{mA}$		8	15		8		ns
$t_r$ Rise Time	$I_B(2) = -40\text{mA}, V_{BE(\text{off})} = -1\text{V}$		12	20		12		ns
$t_s$ Storage Time			7	15		7		ns
$t_f$ Fall Time	$C_L = 15\text{pF}, R_L = 50$		6	15		6		ns
<b>GATES AND TRANSISTORS COMBINED</b>								
$t_{PLH}$ Propagation Delay Time, Low-to-High-Level Output			17			40		ns
$t_{PHL}$ Propagation Delay Time, High-to-Low-Level Output	$I_C = 200\text{mA}, C_L = 15\text{pF}, R_L = 50$		16			25		ns
$t_{TLH}$ Transition Time, Low-to-High-Level Output			7			10		ns
$t_{THL}$ Transition Time, High-to-Low-Level Output			9			12		ns

**Signetics**