

# 54LS/74LS504

## 12-BIT SUCCESSIVE APPROXIMATION REGISTER (With Expansion Control)


**DESCRIPTION** — The 'LS504 performs serial-to-parallel conversion and provides a Conversion Complete ( $\overline{CC}$ ) signal. The 'LS504 is a 12-bit version of the 8-bit 'LS502 and has an active LOW Enable ( $\overline{E}$ ) input for expansion, similar to the 'LS503. For detailed discussion of the various operations, please see the 'LS502 and 'LS503 data sheets.

- PERFORMS SERIAL-TO-PARALLEL CONVERSION
- EXPANSION CONTROL FOR LONGER WORDS
- STORAGE AND CONTROL FOR SUCCESSIVE APPROXIMATION A TO D CONVERSION
- LOW POWER SCHOTTKY VERSION OF 2504


**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$ , $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$ , $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74LS504PC		9N
Ceramic DIP (D)	A	74LS504DC	54LS504DM	6N
Flatpak (F)	A	74LS504FC	54LS504FM	4M

### CONNECTION DIAGRAM PINOUT A



### LOGIC SYMBOL



**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D	Serial Data Input	0.5/0.25
$\bar{S}$	Start Input (Active LOW)	0.5/0.25
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
$\bar{E}$	Conversion Enable Input (Active LOW)	0.5/0.25
Q <sub>D</sub>	Synchronized Serial Data Output	10/5.0 (2.5)
$\overline{CC}$	Conversion Complete Output (Active LOW)	10/5.0 (2.5)
Q <sub>0</sub> — Q <sub>11</sub>	Parallel Register Outputs	10/5.0 (2.5)
$\overline{Q}_{11}$	Complement of Q <sub>11</sub> Output	10/5.0 (2.5)

**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
I <sub>CC</sub>	Power Supply Current	90		mA	V <sub>CC</sub> = Max

**AC CHARACTERISTICS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		C <sub>L</sub> = 15 pF			
		Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	15		MHz	Figs. 3-1, 3-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub> or $\overline{CC}$	38 28		ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\bar{E}$ to Q <sub>7</sub>	19 24		ns	

**AC OPERATING REQUIREMENTS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW $\bar{S}$ to CP	16 16		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW $\bar{S}$ to CP	0 0		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW D to CP	8.0 8.0		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW D to CP	10 10		ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	20 46		ns	Fig. 3-8