

# 54LS/74LS323

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTER

(With Synchronous Reset and Common I/O Pins)

**DESCRIPTION** — The '323 is an 8-bit universal shift/storage register with 3-state outputs. Its function is similar to the '299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops  $Q_0$  and  $Q_7$  to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right, and parallel load. All modes are activated on the LOW-to-HIGH transition of the Clock.

- COMMON I/O FOR REDUCED PIN COUNT
- FOUR OPERATION MODES: SHIFT LEFT, SHIFT RIGHT, PARALLEL LOAD AND STORE
- SEPARATE CONTINUOUS INPUTS AND OUTPUTS FROM  $Q_0$  AND  $Q_7$  ALLOW EASY CASCADING
- FULLY SYNCHRONOUS RESET
- 3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS


**ORDERING CODE:** See Section 9


PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$ , $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$ , $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74LS323PC		9Z
Ceramic DIP (D)	A	74LS323DC	54LS323DM	4E
Flapak (F)	A	74LS323FC	54LS323FM	4F

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
$DS_0$	Serial Data Input for Right Shift	0.5/0.25
$DS_7$	Serial Data Input for Left Shift	0.5/0.25
$S_0, S_1$	Mode Select Inputs	1.0/0.50
$\overline{SR}$	Synchronous Reset Input (Active LOW)	0.5/0.25
$\overline{OE}_1, \overline{OE}_2$	3-State Output Enable Inputs (Active LOW)	0.5/0.25
$I/O_0 - I/O_7$	Parallel Data Inputs or 3-State Parallel Outputs	1.0/0.50 65/15 (25)/(7.5)
$Q_0, Q_7$	Serial Outputs	10/5.0 (2.5)

### CONNECTION DIAGRAM PINOUT A





**FUNCTIONAL DESCRIPTION** — The '323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by  $S_0$  and  $S_1$  as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode.  $Q_0$  and  $Q_7$  are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on  $\overline{SR}$  overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.


A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both  $S_0$  and  $S_1$  in preparation for a parallel load operation.

**MODE SELECT TABLE**

INPUTS				RESPONSE
$\overline{SR}$	$S_1$	$S_0$	CP	
L	X	X	⌋	Synchronous Reset; $Q_0 - Q_7 = \text{LOW}$
H	H	H	⌋	Parallel Load; $I/O_n \rightarrow Q_n$
H	L	H	⌋	Shift Right; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1, \text{ etc.}$
H	H	L	⌋	Shift Left; $DS_7 \rightarrow Q_7, Q_7 \rightarrow Q_6, \text{ etc.}$
H	H	H	X	Hold

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

**LOGIC DIAGRAM**



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
I <sub>CC</sub>	Power Supply Current		60	mA	V <sub>CC</sub> = Max, Outputs Disabled

**AC CHARACTERISTICS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C (See Section 3 for waveforms and load configurations)

	PARAMETER	54/74LS		UNITS	CONDITIONS
		C <sub>L</sub> = 15 pF			
		Min	Max		
f <sub>max</sub>	Maximum Input Frequency	35		MHz	Figs. 3-1, 3-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>0</sub> or Q <sub>7</sub>		23 25	ns	Figs. 3-1, 3-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to I/O <sub>n</sub>		25 29	ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time		18 23	ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 kΩ
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time		15 15	ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 5 pF

**AC OPERATING REQUIREMENTS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	24	24	ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	0	0	ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW I/O <sub>n</sub> , D <sub>S0</sub> , D <sub>S7</sub> to CP	10	10	ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW I/O <sub>n</sub> , D <sub>S0</sub> , D <sub>S7</sub> to CP	0	0	ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW $\overline{SR}$ to CP	15	15	ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW $\overline{SR}$ to CP	0	0	ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	15	15	ns	Fig. 3-8