

# 54LS/74LS181

## 4-BIT ARITHMETIC LOGIC UNIT


**DESCRIPTION** — The '181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. For improved TTL, S-TTL and LP-TTL versions, please see the 9341 data sheet.

- PROVIDES 16 ARITHMETIC OPERATIONS  
ADD, SUBTRACT, COMPARE, DOUBLE, PLUS  
TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES  
EXCLUSIVE - OR, COMPARE, AND, NAND, OR, NOR,  
PLUS TEN OTHER LOGIC OPERATIONS
- FULL LOOKAHEAD FOR HIGH SPEED ARITHMETIC  
OPERATION ON LONG WORDS


**ORDERING CODE:** See Section 9

| PKGS               | PIN<br>OUT | COMMERCIAL GRADE  | MILITARY GRADE  | PKG<br>TYPE |
|--------------------|------------|---|---|-------------|
|                    |            | $V_{CC} = +5.0\text{ V} \pm 5\%$ ,<br>$T_A = 0^\circ\text{ C to } +70^\circ\text{ C}$ | $V_{CC} = +5.0\text{ V} \pm 10\%$ ,<br>$T_A = -55^\circ\text{ C to } +125^\circ\text{ C}$ |             |
| Plastic<br>DIP (P) | A          | 74LS181PC   |   | 9N          |
| Ceramic<br>DIP (D) | A          | 74LS181DC   | 54LS181DM   | 6N          |
| Flatpak<br>(F)     | A          | 74LS181FC   | 54LS181FM   | 4M          |

### CONNECTION DIAGRAM PINOUT A



### LOGIC SYMBOL



$V_{CC} = \text{Pin } 24$   
 $GND = \text{Pin } 12$

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

| PIN NAMES               | DESCRIPTION                         | 54/74LS (U.L.)<br>HIGH/LOW |
|-------------------------|-------------------------------------|----------------------------|
| $\bar{A}_0 - \bar{A}_3$ | Operand Inputs (Active LOW)         | 1.5/0.75                   |
| $\bar{B}_0 - \bar{B}_3$ | Operand Inputs (Active LOW)         | 1.5/0.75                   |
| $S_0 - S_3$             | Function Select Inputs              | 2.0/1.0                    |
| M                       | Mode Control Input                  | 0.5/0.25                   |
| $C_n$                   | Carry Input                         | 2.5/1.25                   |
| $\bar{F}_0 - \bar{F}_3$ | Function Outputs (Active LOW)       | 10/5.0<br>(2.5)            |
| A = B                   | Comparator Output                   | OC*/5.0<br>(2.5)           |
| $\bar{G}$               | Carry Generate Output (Active LOW)  | 10/10                      |
| $\bar{P}$               | Carry Propagate Output (Active LOW) | 10/5.0                     |
| $C_{n+4}$               | Carry Output                        | 10/5.0<br>(2.5)            |

\*OC — Open Collector

**FUNCTIONAL DESCRIPTION** — The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ( $S_0 - S_3$ ) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_n + 4$  output, or for carry lookahead between packages using the signals  $\bar{P}$  (Carry Propagate) and  $\bar{G}$  (Carry Generate). In the ADD mode,  $\bar{P}$  indicates that  $\bar{F}$  is 15 or more, while  $\bar{G}$  indicates that  $\bar{F}$  is 16 or more. In the SUBTRACT mode,  $\bar{P}$  indicates that  $\bar{F}$  is zero or less, while  $\bar{G}$  indicates that  $\bar{F}$  is less than zero.  $\bar{P}$  and  $\bar{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ( $C_n + 4$ ) signal to the Carry input ( $C_n$ ) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The  $A = B$  output from the device goes HIGH when all four  $\bar{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The  $A = B$  output is open-collector and can be wired-AND with other  $A = B$  outputs to give a comparison for more than four bits. The  $A = B$  signal can also be used with the  $C_n + 4$  signal to indicate  $A > B$  and  $A < B$ .

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHH generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

**FUNCTION TABLE**


| MODE SELECT INPUTS |       |       |       | ACTIVE LOW OPERANDS & $F_n$ OUTPUTS |                                    | ACTIVE HIGH OPERANDS & $F_n$ OUTPUTS |                                    |
|--------------------|-------|-------|-------|-------------------------------------|------------------------------------|--------------------------------------|------------------------------------|
| $S_3$              | $S_2$ | $S_1$ | $S_0$ | LOGIC (M = H)                       | ARITHMETIC** (M = L) ( $C_n = L$ ) | LOGIC (M = H)                        | ARITHMETIC** (M = L) ( $C_n = H$ ) |
| L                  | L     | L     | L     | $\bar{A}$                           | A minus 1                          | $\bar{A}$                            | A                                  |
| L                  | L     | L     | H     | $\bar{A}\bar{B}$                    | AB minus 1                         | $\bar{A} + \bar{B}$                  | A + B                              |
| L                  | L     | H     | L     | $\overline{A + B}$                  | $\bar{A}\bar{B}$ minus 1           | $\bar{A}\bar{B}$                     | A + $\bar{B}$                      |
| L                  | L     | H     | H     | Logic 1                             | minus 1                            | Logic 0                              | minus 1                            |
| L                  | H     | L     | L     | $\overline{A + \bar{B}}$            | A plus (A + $\bar{B}$ )            | $\bar{A}\bar{B}$                     | A plus $\bar{A}\bar{B}$            |
| L                  | H     | L     | H     | $\bar{B}$                           | AB plus (A + $\bar{B}$ )           | $\bar{B}$                            | (A + B) plus $\bar{A}\bar{B}$      |
| L                  | H     | H     | L     | $\overline{A \oplus B}$             | A minus B minus 1                  | $A \oplus B$                         | A minus B minus 1                  |
| L                  | H     | H     | H     | $A + \bar{B}$                       | A + $\bar{B}$                      | $\bar{A}\bar{B}$                     | AB minus 1                         |
| H                  | L     | L     | L     | $\bar{A}\bar{B}$                    | A plus (A + B)                     | $\bar{A} + \bar{B}$                  | A plus AB                          |
| H                  | L     | L     | H     | $A \oplus B$                        | A plus B                           | $A \oplus B$                         | A plus B                           |
| H                  | L     | H     | L     | B                                   | $\bar{A}\bar{B}$ plus (A + B)      | B                                    | (A + $\bar{B}$ ) plus AB           |
| H                  | L     | H     | H     | A + B                               | A + B                              | AB                                   | AB minus 1                         |
| H                  | H     | L     | L     | Logic 0                             | A plus A*                          | Logic 1                              | A plus A*                          |
| H                  | H     | L     | H     | $\bar{A}\bar{B}$                    | AB plus A                          | $A + \bar{B}$                        | (A + B) plus A                     |
| H                  | H     | H     | L     | AB                                  | $\bar{A}\bar{B}$ minus A           | A + B                                | (A + $\bar{B}$ ) plus A            |
| H                  | H     | H     | H     | A                                   | A                                  | A                                    | A minus 1                          |

\*each bit is shifted to the next more significant position


\*\*arithmetic operations expressed in 2s complement notation

LOGIC SYMBOLS


ACTIVE HIGH OPERANDS



ACTIVE LOW OPERANDS



LOGIC DIAGRAM



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

| SYMBOL   | PARAMETER                  | 54/74LS |     | UNITS   | CONDITIONS  |
|----------|----------------------------|---------|-----|---------|---|
|          |                            | Min     | Max |         |   |
| $I_{OH}$ | Output HIGH Current, A = B |         | 100 | $\mu A$ | $V_{CC} = \text{Min}, V_{OH} = 5.5 V$   |
| $I_{CC}$ | Power Supply Current       | XM      | 32  | mA      | $V_{CC} = \text{Max}$<br>$\bar{B}_n, C_n = \text{Gnd}$<br>$S_n, M, \bar{A}_n = 4.5 V$ |
|          |                            | XC      | 34  |         |   |
|          |                            | XM      | 35  | mA      | $V_{CC} = \text{Max}$<br>$\bar{A}_n, \bar{B}_n, C_n = \text{Gnd}$<br>$M, S_n = 4.5 V$ |
|          |                            | XC      | 37  |         |   |

**AC CHARACTERISTICS:**  $V_{CC} = +5.0 V, T_A = +25^\circ C$  (See Section 3 for waveforms and load configurations)

| SYMBOL                 | PARAMETER  | 54/74LS       |          | UNITS | CONDITIONS   |
|------------------------|--|---------------|----------|-------|--|
|                        |  | $C_L = 15 pF$ |          |       |  |
|                        |  | Min           | Max      |       |  |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$C_n$ to $C_n + 4$                        |               | 27<br>20 | ns    | M = Gnd, Figs. 3-1, 3-5<br>Tables I & II   |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$C_n$ to $\bar{F}$                        |               | 26<br>20 | ns    | M = Gnd, Figs. 3-1, 3-5<br>Table I   |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}$ or $\bar{B}$ to $\bar{G}$       |               | 29<br>23 | ns    | M, $S_1, S_2 = \text{Gnd}; S_1,$<br>$S_3 = 4.5 V$ ; Figs. 3-1, 3-5<br>Table I        |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}$ or $\bar{B}$ to $\bar{G}$       |               | 32<br>26 | ns    | M, $S_0, S_3 = \text{Gnd}; S_1,$<br>$S_2 = 4.5 V$ ; Figs. 3-1, 3-4,<br>3-5; Table II |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}$ or $\bar{B}$ to $\bar{P}$       |               | 30<br>30 | ns    | M, $S_1, S_2 = \text{Gnd}; S_0,$<br>$S_3 = 4.5 V$ ; Figs. 3-1, 3-4;<br>Table I       |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}$ or $\bar{B}$ to $\bar{P}$       |               | 30<br>33 | ns    | M, $S_0, S_3 = \text{Gnd}; S_1,$<br>$S_2 = 4.5 V$ ; Figs. 3-1, 3-4,<br>3-5; Table II |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}_i$ or $\bar{B}_i$ to $\bar{F}_i$ |               | 32<br>25 | ns    | M, $S_1, S_2 = \text{Gnd}; S_0,$<br>$S_3 = 4.5 V$ ; Figs. 3-1, 3-5;<br>Table I       |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}_i$ or $\bar{B}_i$ to $\bar{F}_i$ |               | 32<br>32 | ns    | M, $S_0, S_3 = \text{Gnd}; S_1,$<br>$S_2 = 4.5 V$ ; Figs. 3-1, 3-4,<br>3-5; Table II |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}$ or $\bar{B}$ to $\bar{F}$       |               | 33<br>29 | ns    | M = 4.5 V; Figs. 3-1, 3-5;<br>Table III  |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}$ or $\bar{B}$ to $C_n + 4$       |               | 38<br>38 | ns    | M, $S_1, S_2 = \text{Gnd}; S_0,$<br>$S_3 = 4.5 V$ ; Figs. 3-1, 3-4;<br>Table I       |

**AC CHARACTERISTICS:**  $V_{CC} = +5.0\text{ V}$ ,  $T_A = +25^\circ\text{C}$  (Cont'd)

| SYMBOL                 | PARAMETER  | 54/74LS              |          | UNITS | CONDITIONS   |
|------------------------|--|----------------------|----------|-------|--|
|                        |  | $C_L = 15\text{ pF}$ |          |       |  |
|                        |  | Min                  | Max      |       |  |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}$ or $\bar{B}$ to $C_n + 4$ |                      | 41<br>41 | ns    | $M, S_0, S_3 = \text{Gnd}; S_1, S_2 = 4.5\text{ V};$ Figs. 3-1, 3-4, 3-5; Table II   |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$\bar{A}$ or $\bar{B}$ to $A = B$   |                      | 50<br>62 | ns    | $M, S_0, S_3 = \text{Gnd}; S_1, S_2 = 4.5\text{ V}; R_L = 2\text{ k}\Omega$ to $5.0\text{ V};$ Figs. 3-2, 3-4, 3-5; Table II |

**SUM MODE TEST TABLE I**

**FUNCTION INPUTS:**  $S_0 = S_3 = 4.5\text{ V}, S_1 = S_2 = M = 0\text{ V}$

| SYMBOL                 | INPUT UNDER TEST | OTHER INPUT SAME BIT |           | OTHER DATA INPUTS                 |  | OUTPUT UNDER TEST          |
|------------------------|------------------|----------------------|-----------|-----------------------------------|--|----------------------------|
|                        |                  | APPLY 4.5 V          | APPLY GND | APPLY 4.5 V                       | APPLY GND                              |                            |
| $t_{PLH}$<br>$t_{PHL}$ | $\bar{A}_i$      | $\bar{B}_i$          | None      | Remaining $\bar{A}$ and $\bar{B}$ | $C_n$                                  | $\bar{F}_i$                |
| $t_{PLH}$<br>$t_{PHL}$ | $\bar{B}_i$      | $\bar{A}_i$          | None      | Remaining $\bar{A}$ and $\bar{B}$ | $C_n$                                  | $\bar{F}_i$                |
| $t_{PLH}$<br>$t_{PHL}$ | $\bar{A}$        | $\bar{B}$            | None      | None                              | Remaining $\bar{A}$ and $\bar{B}, C_n$ | $\bar{P}$                  |
| $t_{PLH}$<br>$t_{PHL}$ | $\bar{B}$        | $\bar{A}$            | None      | None                              | Remaining $\bar{A}$ and $\bar{B}, C_n$ | $\bar{P}$                  |
| $t_{PLH}$<br>$t_{PHL}$ | $\bar{A}$        | None                 | $\bar{B}$ | Remaining $\bar{B}$               | Remaining $\bar{A}, C_n$               | $\bar{G}$                  |
| $t_{PLH}$<br>$t_{PHL}$ | $\bar{B}$        | None                 | $\bar{A}$ | Remaining $\bar{B}$               | Remaining $\bar{A}, C_n$               | $\bar{G}$                  |
| $t_{PLH}$<br>$t_{PHL}$ | $\bar{A}$        | None                 | $\bar{B}$ | Remaining $\bar{B}$               | Remaining $\bar{A}, C_n$               | $C_n + 4$                  |
| $t_{PLH}$<br>$t_{PHL}$ | $\bar{B}$        | None                 | $\bar{A}$ | Remaining $\bar{B}$               | Remaining $\bar{A}, C_n$               | $C_n + 4$                  |
| $t_{PLH}$<br>$t_{PHL}$ | $C_n$            | None                 | None      | All $\bar{A}$                     | All $\bar{B}$                          | Any $\bar{F}$ or $C_n + 4$ |

4

DIFF MODE TEST TABLE II

FUNCTION INPUTS:  $S_1 = S_2 = 4.5 \text{ V}$ ,  $S_0 = S_3 = M = 0 \text{ V}$ 

| SYMBOL                               | INPUT UNDER TEST | OTHER INPUT SAME BIT |           | OTHER DATA INPUTS           |   | OUTPUT UNDER TEST |
|--------------------------------------|------------------|----------------------|-----------|-----------------------------|---|-------------------|
|                                      |                  | APPLY 4.5 V          | APPLY GND | APPLY 4.5 V                 | APPLY GND                                 |                   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{A}$        | None                 | $\bar{B}$ | Remaining $\bar{A}$         | Remaining $\bar{B}$ , $C_n$               | $\bar{F}_i$       |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{B}$        | $\bar{A}$            | None      | Remaining $\bar{A}$         | Remaining $\bar{B}$ , $C_n$               | $\bar{F}_i$       |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{A}$        | None                 | $\bar{B}$ | None                        | Remaining $\bar{A}$ and $\bar{B}$ , $C_n$ | $\bar{P}$         |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{B}$        | $\bar{A}$            | None      | None                        | Remaining $\bar{A}$ and $\bar{B}$ , $C_n$ | $\bar{P}$         |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{A}$        | $\bar{B}$            | None      | None                        | Remaining $\bar{A}$ and $\bar{B}$ , $C_n$ | $\bar{G}$         |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{B}$        | None                 | $\bar{A}$ | None                        | Remaining $\bar{A}$ and $\bar{B}$ , $C_n$ | $\bar{G}$         |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{A}$        | None                 | $\bar{B}$ | Remaining $\bar{A}$         | Remaining $\bar{B}$ , $C_n$               | $A = B$           |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{B}$        | $\bar{A}$            | None      | Remaining $\bar{A}$         | Remaining $\bar{B}$ , $C_n$               | $A = B$           |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{A}$        | $\bar{B}$            | None      | None                        | Remaining $\bar{A}$ and $\bar{B}$ , $C_n$ | $C_n + 4$         |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{B}$        | None                 | $\bar{A}$ | None                        | Remaining $\bar{A}$ and $\bar{B}$ , $C_n$ | $C_n + 4$         |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $C_n$            | None                 | None      | All $\bar{A}$ and $\bar{B}$ | None                                      | $C_n + 4$         |

LOGIC MODE TEST TABLE III

FUNCTION INPUTS:  $S_1 = S_2 = M = 4.5 \text{ V}$ ,  $S_0 = S_3 = 0 \text{ V}$ 

| SYMBOL                               | INPUT UNDER TEST | OTHER INPUT SAME BIT |           | OTHER DATA INPUTS |   | OUTPUT UNDER TEST |
|--------------------------------------|------------------|----------------------|-----------|-------------------|---|-------------------|
|                                      |                  | APPLY 4.5 V          | APPLY GND | APPLY 4.5 V       | APPLY GND                                 |                   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{A}$        | $\bar{B}$            | None      | None              | Remaining $\bar{A}$ and $\bar{B}$ , $C_n$ | Any $\bar{F}$     |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | $\bar{B}$        | $\bar{A}$            | None      | None              | Remaining $\bar{A}$ and $\bar{B}$ , $C_n$ | Any $\bar{F}$     |