

54S/74S112 54LS/74LS112

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION — The '112 features individual J, K, Clock and asynchronous Set and Clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may change when the clock is HIGH and the bistable will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

TRUTH TABLE

INPUTS		OUTPUT
@ t_n		@ $t_n + 1$
J	K	Q
L	L	Q_n
L	H	L
H	L	H
H	H	\bar{Q}_n

Asynchronous Inputs:
 LOW input to \bar{S}_D sets Q to HIGH level
 LOW input to \bar{C}_D sets Q to LOW level
 Clear and Set are independent of clock
 Simultaneous LOW on \bar{C}_D and \bar{S}_D makes both Q and \bar{Q} HIGH

t_n = Bit time before clock pulse.
 $t_n + 1$ = Bit time after clock pulse.
 H = HIGH Voltage Level
 L = LOW Voltage Level


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74S112PC, 74LS112PC		9B
Ceramic DIP (D)	A	74S112DC, 74LS112DC	54S112DM, 54LS112DM	6B
Flatpak (F)	A	74S112FC, 74LS112FC	54S112FM, 54LS112FM	4L


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
J_1, J_2, K_1, K_2	Data Inputs	1.25/1.0	0.5/0.25
CP_1, CP_2	Clock Pulse Inputs (Active Falling Edge)	2.5/2.5	2.0/0.5
\bar{C}_D1, \bar{C}_D2	Direct Clear Inputs (Active LOW)	2.5/4.375	1.5/0.5
\bar{S}_D1, \bar{S}_D2	Direct Set Inputs (Active LOW)	2.5/4.375	1.5/0.5
$Q_1, Q_2, \bar{Q}_1, \bar{Q}_2$	Outputs	25/12.5	10/5.0 (2.5)

**CONNECTION DIAGRAM
PINOUT A**




LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

LOGIC DIAGRAM (one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74S		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
I_{CC}	Power Supply Current	50		8.0		mA	$V_{CC} = \text{Max}, V_{CP} = 0 \text{ V}$

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^\circ \text{C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74S		54/74LS		UNITS	CONDITIONS
		$C_L = 15 \text{ pF}$ $R_L = 280 \Omega$		$C_L = 15 \text{ pF}$			
		Min	Max	Min	Max		
f_{max}	Maximum Clock Frequency	80		30		MHz	Figs. 3-1, 3-9
t_{PLH} t_{PHL}	Propagation Delay \overline{CP}_n to Q_n or \overline{Q}_n	7.0		16		ns	Figs. 3-1, 3-9
t_{PLH} t_{PHL}	Propagation Delay \overline{CD}_n or \overline{SD}_n to Q_n or \overline{Q}_n	7.0		24			
t_{PLH} t_{PHL}	Propagation Delay \overline{CD}_n or \overline{SD}_n to Q_n or \overline{Q}_n	7.0		16		ns	Figs. 3-1, 3-10
t_{PLH} t_{PHL}	Propagation Delay \overline{CD}_n or \overline{SD}_n to Q_n or \overline{Q}_n	7.0		24			

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^\circ \text{C}$

SYMBOL	PARAMETER	54/74S		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
t_s (H) t_s (L)	Setup Time J_n or K_n to \overline{CP}_n	7.0		20		ns	Fig. 3-7
t_h (H) t_h (L)	Hold Time J_n or K_n to \overline{CP}_n	7.0		15			
t_w (H) t_w (L)	\overline{CP}_n Pulse Width	0		0		ns	
t_w (H) t_w (L)	\overline{CP}_n Pulse Width	6.0		20		ns	Fig. 3-9
t_w (L)	\overline{CD}_n or \overline{SD}_n Pulse Width LOW	6.5		15			
t_w (L)	\overline{CD}_n or \overline{SD}_n Pulse Width LOW	8.0		15		ns	Fig. 3-10