# 54H/74H103

## DUAL JK EDGE-TRIGGERED FLIP-FLOP

(With Separate Clears and Clocks)

**DESCRIPTION** — The '103 is a high speed JK negative edge-triggered flipflop. It features individual J, K, clock and asynchronous clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic state of J and K inputs may be allowed to change when the clock pulse is in a HIGH state and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

### TRUTH TABLE

INPUTS		ОИТРИТ		
(	② t <sub>n</sub>	@ t <sub>n + 1</sub>		
J	К	Q		
L	L	Qn		
L	Н	L		
Н	L	H		
H	Н	$\bar{Q}_n$		


### Asynchronous Input:

LOW input to  $\overline{C}_D$  sets Q to LOW level Clear is independent of clock


 $t_n$  = Bit time before clock pulse.  $t_{n+1}$  = Bit time after clock pulse. H = HIGH Voltage Level

## L = LOW Voltage Level

# CONNECTION DIAGRAM PINOUT A



### LOGIC SYMBOL



 $V_{CC} = Pin 14$ GND = Pin 7


## **ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TYPE	
Plastic DIP (P)	Α	74H103PC		9A	
Ceramic DIP (D)	Α	74H103DC	54H103DM	6A	
Flatpak (F)	Α	74H103FC	54H103FM	31	

## INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74H (U.L.)</b> HIGH/LOW
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.25/1.25
CP₁, CP₂	Clock Pulse Inputs (Active Falling Edge)	0*/3.0
CD1, CD2	Direct Clear Inputs (Active LOW)	2.5/1.25
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	12.5/12.5

\*CP Sourcing Current, see DC Characteristics Table



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/	54/74H		CONDITIONS
		Min	Max	UNITS	
lін	Input HIGH Current at CP	0	-1.0	mA	V <sub>CC</sub> = Max, V <sub>CP</sub> = 2.4 V
lcc	Power Supply Current		76	mA	V <sub>CC</sub> = Max, V <sub>CP</sub> = 0 V

AC CHARACTERISTICS:  $V_{CC} = +5.0 \text{ V}$ ,  $T_A = +25^{\circ} \text{C}$  (See Section 3 for waveforms and load configurations)

		54/74H  C <sub>L</sub> = 25 pF  R <sub>L</sub> = 280 Ω		UNITS	CONDITIONS
SYMBOL	PARAMETER				
		Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	40		MHz	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CPn to Qn or Qn		15 20	ns	Figs. 3-1, 3-9
t <sub>PLH</sub>	Propagation Delay C <sub>Dn</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>		12 20	ns	V <sub>CP</sub> ≥ 2.0 V Figs. 3-1, 3-10
tPLH tPHL	Propagation Delay C <sub>Dn</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>		12 35	ns	Vcp ≤ 0.8 V Figs. 3-1, 3-10

## AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max		CONDITIONS
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time  Jn or Kn to CPn	10 13		ns	Fig. 3-7
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time Jn or Kn to CPn	0		ns	- 11g. 3 /
tw (H) tw (L)	ĈPn Pulse Width	10 15		ns	Fig. 3-9
tw (L)	CDn Pulse Width LOW	16		ns	Fig. 3-10