

## 54ACQ/74ACQ377 • 54ACTQ/74ACTQ377

### Quiet Series Octal D Flip-Flop with Clock Enable

#### General Description


The 'ACQ/'ACTQ377 has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is low. The register is fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The  $\overline{CE}$  input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The 'ACQ/'ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.


#### Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Ideal for addressable register applications
- Clock enable for address and data synchronization applications
- Eight edge-triggered D flip-flops
- Buffered common clock
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'AC/'ACT377
- 4 kV minimum ESD immunity

#### Logic Symbols




TL/F/10151-1



TL/F/10151-2

#### Connection Diagrams


Pin Assignment  
for DIP, Flatpak and SOIC



TL/F/10151-3

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
$\overline{CE}$	Clock Enable (Active LOW)
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs
CP	Clock Pulse Input

Pin Assignment  
for LCC



TL/F/10151-4