

54/74191 54LS/74LS191

UP/DOWN BINARY COUNTER

(With Preset and Ripple Clock)

DESCRIPTION — The '191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the '191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multi-stage counters. In the counting modes, state changes are initiated by the rising edge of the clock. For detail specifications and functional description, please refer to the '190 data sheet.

- HIGH SPEED — 30 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- CASCADABLE


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	
Plastic DIP (P)	A	74191PC, 74LS191PC		9B
Ceramic DIP (D)	A	74191DC, 74LS191DC	54191DM, 54LS191DM	7B
Flatpak (F)	A	74191FC, 74LS191FC	54191FM, 54LS191FM	4L


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
\overline{CE}	Count Enable Input (Active LOW)	3.0/3.0	1.5/0.75
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	0.5/0.25
P ₀ — P ₃	Parallel Data Inputs	1.0/1.0	0.5/0.25
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25
$\overline{U/D}$	Up/Down Count Control Input	1.0/1.0	0.5/0.25
Q ₀ — Q ₃	Flip-flop Outputs	20/10	10/5.0 (2.5)
RC	Ripple Clock Output (Active LOW)	20/10	10/5.0 (2.5)
TC	Terminal Count Output (Active HIGH)	20/10	10/5.0 (2.5)

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



MODE SELECT TABLE

INPUTS				MODE
$\overline{P_L}$	$\overline{C_E}$	$\overline{U/D}$	CP	
H	L	L	\uparrow	Count Up
H	L	H	\downarrow	Count Down
L	X	X	X	Preset (Asyn.)
H	H	X	X	No Change (Hold)


H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

RC TRUTH TABLE

INPUTS			OUTPUT
$\overline{C_E}$	TC*	CP	$\overline{R_C}$
L	H	\uparrow	\uparrow
H	X	X	H
X	L	X	H

*TC is generated internally

STATE DIAGRAM



LOGIC DIAGRAM

