


DESCRIPTION


The 1103 is designed for main memory applications where high performance, low cost and large bit storage are important design objectives. It is a random access memory element using enhancement mode p-channel MOS devices integrated on a monolithic array. It is fully decoded, permitting the use of an 18-pin dual in-line package. The dynamic circuitry dissipates sig-

nificant power only during precharge. Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles and is required every 2ms. A separate cenable (chip enable) lead allows easy selection of an individual package when outputs are OR-tied. Use Signetics 8T25 sense amp, and 3207 clock driver.

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING	UNIT
T _A Temperature range	Operating	0 to 70
	Storage	-65 to 150
T _{STG}		
P _D Power dissipation	All input or output	1
	voltages with respect to the most positive supply voltage, V _{BB}	-25 to 0.3
	Supply voltages V _{DD} and V _{SS} with respect to V _{BB}	-25 to 0.3
		W
		V
		V

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{SS2} = 16\text{V} \pm 5\%$, $(V_{BB} - V_{SS})^3 = 3\text{V}$ to 4V , $V_{DD} = 0\text{V}$
unless otherwise specified.

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
Input voltage Low					V
V_{IL1}^4	All address and data in lines $T_A = 0^\circ\text{C}$	$V_{SS} - 17$		$V_{SS} - 14.2$	
V_{IL2}^4	All address and data in lines $T_A = 70^\circ\text{C}$	$V_{SS} - 17$		$V_{SS} - 14.5$	
$V_{IL3}^{4,5}$	Precharge, Cenable, Read/write inputs $T_A = 0^\circ\text{C}$	$V_{SS} - 17$		$V_{SS} - 14.7$	
$V_{IL4}^{4,5}$	Precharge, Cenable, Read/write inputs $T_A = 70^\circ\text{C}$	$V_{SS} - 17$		$V_{SS} - 15.0$	
High ⁴					
V_{IH1}	All inputs $T_A = 0^\circ\text{C}$	$V_{SS} - 1$		$V_{SS} + 1$	
V_{IH2}	All inputs $T_A = 70^\circ\text{C}$	$V_{SS} - 0.7$		$V_{SS} + 1$	
Output voltage Low ⁷ High	$R_{LOAD} = 100\Omega^6$				mV
V_{OH1}	$T_A = 25^\circ\text{C}$	60	90	400	
V_{OH2}	$T_A = 70^\circ\text{C}$	50	80	400	
Supply current	$T_A = 25^\circ\text{C}$, All addresses = 0V, Precharge = 0V Cenable = V_{SS}				mA
I_{DD1}	During T_{PC}^8		37	56	
I_{DD2}	During T_{OV}^8		38	59	
I_{DD3}	During T_{POV}^8		5.5	11	
I_{DD4}	During T_{CP}^8		3	4	
I_{DDAV}	Average ⁹ Cycle time = 580ns, Precharge width = 190ns		17	25	
I_{BB}	V_{BB} supply current			100	μA
Output current High	$R_{LOAD} = 100\Omega^6$				μA
I_{OH1}	$T_A = 25^\circ\text{C}$	600	900	4000	
I_{OH2}	$T_A = 70^\circ\text{C}$	500	800	4000	
Capacitance ¹⁰	$f = 1\text{MHz}$, All unused pins are at ac ground, $V_{IN} = V_{SS}$				pF
C_{AD}	Address			7	
C_{PR}	Precharge			18	
C_{CE}	Cenable			18	
C_{RW}	Read/write			15	
Data input					
C_{IN1}	Cenable = 0V			5	
C_{IN2}	Cenable = V_{SS}			4	
Data output					
C_{OUT}	$V_{OUT} = 0\text{V}$			3	



AC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{SS} = 16 \pm 5\%$, $(V_{BB} - V_{SS}) = 3.0\text{V}$ to 4.0V , $V_{DD} = 0\text{V}$

PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
				Min	Typ	Max	
READ, WRITE AND READ/WRITE CYCLE							
T_{REF} Time between refresh						2	ms
t_{AC} Setup and hold time							ns
t_{CA} Setup time ¹¹	Cenable	Address		115			
t_{PC} Hold time	Address	Cenable		20			
t_{PC}^{11} Delay time	Cenable	Precharge		125			ns
t_{CP}	Precharge	Cenable		85			
t_{OVL} Precharge and cenable overlap			$t = 20\text{ns}$				ns
t_{OVH} Low				25		75	
t_{OVM} High						140	
				45		95	
READ CYCLE							
			$t_{AC}(\text{min}) + t_{OVL}(\text{min}) + t_{PO}(\text{max}) = 2t$, $t_{PC}(\text{min}) + t_{OVL}(\text{min}) + t_{PO}(\text{max}) + 2t$, $t = 20\text{ns}$, $C_{LOAD} = 100\text{pF}$, $R_{LOAD} = 100$, $V_{REF} = 40\text{mV}$				
t_{RC} Read cycle ¹¹				480			ns
t_{POV} Delay time						500	ns
t_{PO}	End of cenable	Precharge		165		120	
	Output	End of precharge					
t_{ACC1} Access time ¹¹				300			ns
t_{ACC2}	Output	Address		310			
WRITE OR READ/WRITE CYCLE							
			$C_{LOAD} = 100\text{pF}$, $R_{LOAD} = 100$, $V_{REF} = 40\text{mV}$				
t_{WC} Write cycle ¹¹			$t = 20\text{ns}$	580			ns
t_{RWC} Read/write cycle ¹¹			$t = 20\text{ns}$	580			ns
t_{PW} Delay time						500	ns
t_{PO}	Read/write	Precharge		165		120	
	Output	End of precharge					
t_w Setup and hold time							ns
t_{DW} Setup time	Chip enable high	Read/write		80			
t_{DH} Setup time	Chip enable high	Data		105			
t_{CW} Hold time	Data high	R/W high		10		10	
t_{CW} Hold time	R/W high	Chip enable high					
t_{WP} Read/write pulse width				50			ns
t_P Time to next precharge				0			ns

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- The V_{SS} current drain is equal to $(I_{DD} + I_{OH})$ or $(I_{DD} + I_{OL})$.
- $(V_{BB} - V_{SS})$ supply should be applied at or before V_{SS} .
- The maximum values for V_{IL} and the minimum values for V_{IH} are linearly related to temperature between 0°C and 70°C . Thus any value in between 0°C and 70°C can be calculated by using a straight-line relationship.
- The maximum values for V_{IL} (for precharge, cenable and read/write) may be increased to $V_{SS} - 14.2$ at 0°C and $V_{SS} - 14.5$ at 70°C (same values as those specified for the address and data-in lines) with a 40ns degradation (worst case) in t_{AC} , t_{PC} , t_{RC} , t_{WC} , t_{RWC} , t_{ACC1} and t_{ACC2} .
- This value of load resistance is used for measurement purposes. In applications the resistance may range from 100Ω to $1\text{k}\Omega$.
- The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. V_{OL} equals I_{OL} across the load resistor.
- See Supply Current vs Temperature for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.
- This parameter is periodically sampled and is not 100% tested.
- This parameter is periodically sampled and is not 100% tested. It is measured at worst case operating conditions. Capacitance measurements for plastic package only.
- These times will degrade by 40ns (worst case) if the maximum values for V_{IL} (for precharge, cenable and read/write inputs) go to $V_{SS} - 14.2\text{V}$ at 0°C and $V_{SS} - 14.5\text{V}$ at 70°C .

TIMING DIAGRAMS



NOTES

- A. V_{DD} + 2V
- B. V_{SS} - 2V
- t_r is defined as the transitions between these two points.
- C. t_{low} is referenced to point 1 of the rising edge of cenable of read/write whichever occurs first.
- D. t_{Dh} is referenced to point 2 of the rising edge of cenable or read/write whichever occurs first.