

## ADVANCE INFORMATION TO BE ANNOUNCED

10181F: -30 to +85°C, CERDIP


DIGITAL 10,000 SERIES ECL

### DESCRIPTION

The 10181 is an extremely versatile high speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic functions on two four-bit words. Using advanced circuit design techniques and double layer metalization the 10181 represents the state-of-the-art in standard ECL/LSI functions. As a result, the 10181 has the same power dissipation as the comparable TTL function, while increasing the speed of operation by a factor of 4.

The  $\bar{M}$  input selects the arithmetic or logic mode of operation on 2 four-bit words. The desired arithmetic or logic function is selected by applying the appropriate binary word to the select inputs ( $\bar{S}_0$  thru  $\bar{S}_3$ ). Full internal carry is incorporated for ripple-through operation. Group carry propagate ( $P_G$ ) and carry generate ( $G_G$ ) are provided to allow fast addition of very long words using a second order look-ahead in conjunction with the 10179 full look-ahead carry block. The internal carry is enabled when the mode control input ( $\bar{M}$ ) has a low-level voltage applied (arithmetic operation). Full addition of two 32-bit words, with carry in and carry out can be performed in 18 ns. All inputs have 50k $\Omega$  internal pull-down resistors, and outputs are all open emitters for versatility in interconnect techniques.

### BLOCK DIAGRAM



### FEATURES

- **FAST PROPAGATION DELAYS:**
  - = 3.1 ns TYP ( $\bar{C}_n$  TO  $\bar{C}_{n+4}$ )
  - = 5.0 ns TYP ( $\bar{C}_n$  TO  $\bar{F}_1$ )
  - = 7.0 ns TYP ( $\bar{A}_1, \bar{B}_1$  TO  $\bar{F}_1$ )
  - = 5.0 ns TYP ( $\bar{A}_1$  TO  $\bar{C}_{n+4}$ )
- 16 LOGIC OPERATIONS
- 16 ARITHMETIC OPERATIONS
- POWER DISSIPATION = 600 mW/PACKAGE TYP (NO LOAD)
- HIGH Z INPUTS – INTERNAL 50 k $\Omega$  PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS:  $V_{EE} = -5.2 V \pm 5\%$  RECOMMENDED
- OPEN EMITTERS FOR BUSSING AND LOGIC CAPABILITY

### TEMPERATURE RANGE

- -30 to +85°C Operating Ambient

### PACKAGE TYPE

- F: 24-Pin CERDIP

### FUNCTIONAL TRUTH TABLE

POSITIVE LOGIC

Function Select				Logic Functions	Arithmetic Operation
$\bar{S}_3$	$\bar{S}_2$	$\bar{S}_1$	$\bar{S}_0$	$\bar{M}$ is High F	$\bar{M}$ is Low $\bar{C}_n$ of LSB must be High $\bar{F}$ *
L	L	L	L	$\bar{F} = A$	F = A minus 1
L	L	L	H	$\bar{F} = A + B$	F = A plus (A + B)
L	L	H	L	$\bar{F} = A + \bar{B}$	F = A plus (A + B)
L	L	H	H	$\bar{F} = \text{Logical "1"}$	F = A times 2
L	H	L	L	$\bar{F} = A \cdot B$	F = (A · B) minus 1
L	H	L	H	$\bar{F} = B$	F = (A · B) plus (A + B)
L	H	H	L	$\bar{F} = A \otimes B$	F = A plus B
L	H	H	H	$\bar{F} = \bar{A} + B$	F = A plus (A · B)
H	L	L	L	$\bar{F} = A \cdot \bar{B}$	F = (A · B) minus 1
H	L	L	H	$\bar{F} = A \otimes B$	F = A minus B minus 1
H	L	H	L	$\bar{F} = B$	F = (A · B) plus (A + B)
H	L	H	H	$\bar{F} = \bar{A} + \bar{B}$	F = (A · B) plus A
H	H	L	L	$\bar{F} = \text{Logical "0"}$	F = minus 1 (two's complement)
H	H	L	H	$\bar{F} = A \cdot B$	F = (A + B) plus 0
H	H	H	L	$\bar{F} = \bar{A} \cdot \bar{B}$	F = (A + B) plus 0
H	H	H	H	$\bar{F} = A$	F = A plus 0

\*F outputs of ALU are one's complement of function listed below.

**ELECTRICAL CHARACTERISTICS**  
(at Listed Voltages and Ambient Temperatures).

Characteristic	Symbol	Pin Under Test	10181 Test Limits										TEST VOLTAGE VALUES					Unit	Gnd
			-30°C		+25°C		+85°C		(Volts)										
			Min	Max	Min	Typ	Max	Min	Max	V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>IILA</sub> max	V <sub>EE</sub>					
			10181 Test Limits										TEST VOLTAGE APPLIED TO PINS BELOW:						
Power Supply Drain Current	I <sub>E</sub>	12	-	-	-	-	145	-	-	-	-	-	-	-	-	12	1.24		
Input Current	I <sub>inH</sub>	9	-	-	-	-	245	-	-	-	-	-	-	-	-	12	1.24		
		10	-	-	-	-	220	-	-	-	-	-	-	-	-	12	1.24		
		11	-	-	-	-	245	-	-	-	-	-	-	-	-	12	1.24		
		13	-	-	-	-	200	-	-	-	-	-	-	-	-	12	1.24		
		14	-	-	-	-	265	-	-	-	-	-	-	-	-	12	1.24		
		15	-	-	-	-	265	-	-	-	-	-	-	-	-	12	1.24		
		18	-	-	-	-	220	-	-	-	-	-	-	-	-	12	1.24		
		17	-	-	-	-	265	-	-	-	-	-	-	-	-	12	1.24		
		18	-	-	-	-	220	-	-	-	-	-	-	-	-	12	1.24		
		19	-	-	-	-	245	-	-	-	-	-	-	-	-	12	1.24		
		20	-	-	-	-	245	-	-	-	-	-	-	-	-	12	1.24		
Input Leakage Current	I <sub>inL</sub>	9	-	-	0.5	-	-	-	-	-	-	-	-	-	12	1.24			
		10	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		11	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		13	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		14	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		15	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		16	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		17	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		18	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		19	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
		20	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24			
21	-	-	-	-	-	-	-	-	-	-	-	-	12	1.24					
High Output Voltage	V <sub>OH</sub>	*	-1.050	-0.890	-0.950	-	-0.810	-0.890	-0.700	Vdc	*	-	-	-	12	1.24			
Low Output Voltage	V <sub>OL</sub>	*	-2.000	-1.675	-1.990	-	-1.850	-1.920	-1.615	Vdc	*	-	-	-	12	1.24			
High Threshold Voltage	V <sub>OHA</sub>	*	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	**	**	**	12	1.24			
Low Threshold Voltage	V <sub>OLA</sub>	*	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	**	**	12	1.24			

\*Test all input-output combinations according to Function Table  
\*\*For threshold level test, apply threshold input level to only one input pin at a time

Each ECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a


printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

Characteristic	Symbol	Input	Output	Conditions <sup>†</sup>	AC Switching Characteristics			
					Min	Typ	Max	Unit
Propagation Delay	t <sub>++</sub>	C <sub>n</sub>	C <sub>n+4</sub>	-	-	3.1	-	ns
	t <sub>+-</sub>	-	-	-	-	3.1	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	C <sub>n</sub>	F1	M is Low	-	4.9	-	ns
	t <sub>+-</sub>	-	-	-	-	5.0	-	ns
	t <sub>--</sub>	-	-	-	-	4.9	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	5.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	A1	F1	-	-	7.0	-	ns
	t <sub>+-</sub>	-	-	-	-	7.0	-	ns
	t <sub>--</sub>	-	-	-	-	7.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	7.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	A1	PG	-	-	3.0	-	ns
	t <sub>+-</sub>	-	-	-	-	3.0	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	A1	GG	-	-	4.0	-	ns
	t <sub>+-</sub>	-	-	-	-	5.0	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	A1	C <sub>n+4</sub>	-	-	5.4	-	ns
	t <sub>+-</sub>	-	-	-	-	4.4	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	B1	F1	S1 and S2 High, S0 or S3 Low	-	7.0	-	ns
	t <sub>+-</sub>	-	-	-	-	7.0	-	ns
	t <sub>--</sub>	-	-	-	-	7.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	7.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns


Characteristic	Symbol	Input	Output	Conditions <sup>†</sup>	AC Switching Characteristics			
					Min	Typ	Max	Unit
Propagation Delay	t <sub>++</sub>	B1	PG	S0 Low, S1 High	-	3.0	-	ns
	t <sub>+-</sub>	-	-	-	-	3.0	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	B1	GG	S2 High, S3 Low	-	4.0	-	ns
	t <sub>+-</sub>	-	-	-	-	5.0	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	B1	C <sub>n+4</sub>	S1 and S2 High, S0 or S3 Low	-	6.4	-	ns
	t <sub>+-</sub>	-	-	-	-	4.4	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	B1	PG	S1 Low	-	4	-	ns
	t <sub>+-</sub>	-	-	-	-	4	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
Propagation Delay	t <sub>++</sub>	B1	GG	S2 Low	-	5.2	-	ns
	t <sub>+-</sub>	-	-	-	-	5.7	-	ns
	t <sub>--</sub>	-	-	-	-	2.0	-	ns
Rise Time	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
	t <sub>+</sub>	-	-	-	-	2.0	-	ns
Fall Time	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns
	t <sub>-</sub>	-	-	-	-	2.0	-	ns

<sup>†</sup>High = +1.11 V  
Low = +0.31 V  
V<sub>CC1</sub> = V<sub>CC2</sub> = +2.0 Vdc, -3.2 Vdc, V<sub>EE</sub> = -3.2 Vdc


LOGIC DIAGRAM



SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY WAVEFORM @ 25°C



All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be <1/4 inch from  $TP_{in}$  to input pin and  $TP_{out}$  to output pin.