

DESCRIPTION

The 10139 is organized as an array of 32 words and 8 bits. The initial unprogrammed state is 0 (low). The user may program 1's to obtain any desired pattern. Outputs go to the 0 (low) state when the chip enable input is high, allowing wired-OR output connections. A 50Ω output drive capability makes the part suitable for use in high performance ECL systems.

FEATURES

- Access time: 15ns typ
- Power dissipation: 580mW typ
- Field programmable (Ni-Cr link)
- Fully decoded
- High impedance inputs (50kΩ pulldown)
- Open emitter outputs (50Ω drive)
- Fully compatible with Signetics ECL 10K products


APPLICATIONS

- Programmable logic
- Control stores
- Microprogramming
- Hardwired algorithms


RECOMMENDED OPERATING VOLTAGE

- $V_{CC} = GND, V_{EE} = -5.2V \pm 5\%$

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
T _A Temperature range Operating	-30 to +85	°C


DC ELECTRICAL CHARACTERISTICS $V_{CC} = 0V, V_{EE} = -5.2V, R_L = 50\Omega$ to $-2V, V_{dc} \pm 1\%$

PARAMETER	TEST CONDITIONS	-30°C			+25°C			+85°C			UNIT
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input voltage											V
V_{IL} Low		-1.890			-1.850			-1.825			
V_{IH} High				-0.890			-0.810			-0.700	
V_{ILA} Low threshold				-1.500			-1.475			-1.440	
V_{IHA} High threshold		-1.205			-1.105			-1.035			
Output voltage											V
V_{OL} Low	$V_{IH} = \text{Max}, V_{IL} = \text{Min}$	-1.89		-1.675	-1.85	-1.70	-1.65	-1.825		-1.615	
V_{OH} High		-1.06		-0.89	-0.96	-0.89	-0.81	-0.89		-0.70	
V_{OLA} Low threshold				-1.655			-1.63			-1.595	
V_{OHA} High threshold	$V_{IHA} = \text{Min}, V_{ILA} = \text{Max}$	-1.08			-0.98			-0.91			
Input current											μA
I_{IL} Low	$V_{IL} = \text{Min}$				0.5						
I_{IH} High	$V_{IH} = \text{Max}$						265				
I_{EE} Power supply drain current						110	145				mA

AC ELECTRICAL CHARACTERISTICS $V_{CC} = 2V, R_L = 50\Omega$ to ground, $-30^\circ C \leq T_A \leq 85^\circ C, V_{EE} = -3.2V$


PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
Access time						ns
T_{AA}	Output	Address		15	22	
T_{CE}	Output	Chip enable		10	17	
Disable time						ns
T_{CD}	Output	Chip disable		10	17	
Rise and fall time						ns
t_+ Rise time (20-80%)				4.0		
t_- Fall time (20-80%)				4.0		

TEST LOAD CIRCUIT




VOLTAGE WAVEFORMS

ADDRESS ACCESS TIME



Input pulse conditions: $V_0 = 0.31\text{V}$, $V_1 = 1.11\text{V}$, $t_r = 2\text{ns}$ (20 to 80%), $t_f = 2\text{ns}$ (20 to 80%)

CHIP ENABLE/DISABLE TIMES



Input pulse conditions: $V_0 = 0.31\text{V}$, $V_1 = 1.11\text{V}$, $t_r = 2\text{ns}$ (20 to 80%), $t_f = 2\text{ns}$ (20 to 80%)

NOTES

1. Dc and ac specifications apply after thermal equilibrium has been established, with transverse air flow greater than 500 linear ft/min
2. For ac tests, all input and output cables to the scope are equal lengths of 50Ω coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin. A 50Ω termination to ground is located in each scope input. Unused outputs are connected to a 50Ω resistor to ground.
3. Test procedures are shown for only 1 input or set of input conditions. Other inputs are tested in the same manner.

PROGRAMMING SYSTEMS SPECIFICATIONS

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{CCP} V_{CCV}	Power supply voltage To program To verify	11.5 5.0	12.0 5.2	12.5 5.4	V
I_{CCP}	Programming supply current			250	mA
V_{IH} V_{IL}	Address voltage High Low	4.0 0		4.6 1.0	V
I_{OP} t_p	Max time at $V_{CC} = V_{CCP}$ Output programming current Output program pulse width Output pulse rise time	3.75 0.5	4.25	1.0 1.0 10	sec mA ms μs
t_d t_{d1}	Programming pulse delay* Following V_{CC} change Between output pulses	0.1 0.01		1.0 1.0	ms

*Maximum is specified to minimize the amount of time V_{CC} is at 12V.

PROGRAMMING PROCEDURE

The 10139 is shipped with all bits at logical low. To program logical high's, proceed as follows:

1. Connect a $7.5k\Omega$ resistor from each output to ground. This prevents crosstalk into unselected outputs during programming.
2. Connect pin 8 (V_{EE}) to ground and pin 16 (V_{CC}) to +5.2V.
3. Address the desired word location using 0 to 1.0V for a logic low and 4.0 to 4.6V for a logic high.
4. Raise V_{CC} to 12V. Wait $100\mu s$ (min) for settling. Maximum time at 12V is 1.0 sec.
5. Apply a +4.25mA current pulse to the first output to be programmed. Output pin voltage will be approximately 1.2V above V_{CC} , and the $7.5k\Omega$ resistor will take 1.75mA. Pulse duration is 0.5 to 1.0ms. Other outputs may be programmed sequentially using a delay of .01 to 1.0ms between current pulses.
6. Return V_{CC} to 5.2V and verify the word. Repeat step 5 once only if any bit failed to program.
7. Repeat steps 3, 4, 5 and 6 for all address locations to be programmed.
8. Verify complete truth table.

TYPICAL FUSING PATH