Signetics

DUAL D-TYPE LATCH **10130**

10130F: −30 to +85°C, CERDIP

DIGITAL 10,000 SERIES ECL

DESCRIPTION

The 10130 is a clocked dual D-type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable ($\overline{C}_E$) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock ($\overline{C}$).

Any change at the D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

Input pulldown resistors eliminate the need to tie unused inputs to V_{EE}.

The asynchronous set (S) and reset (R) inputs are effective only with the clock input high.

The 10130 is pin compatible with the 10131 dual master/slave type D flip-flop.

FEATURES

- FAST PROPAGATION DELAY = 2.5 ns TYP (DATA)
  = 2.8 ns TYP (SET, RESET)
  = 3.0 ns TYP (CLOCK)
- LOW POWER DISSIPATION = 140 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY — CAN DRIVE 50Ω LINES
- HIGH Z INPUTS — INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: V_{EE} = −5.2 V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY
- PIN COMPATIBLE WITH 10131

APPLICATIONS

- HIGH SPEED REGISTERS
- CONTROL LATCHES
- STATUS LATCHES

LOGIC DIAGRAM

V_{CC1} = 1, V_{CC2} = 16, V_{EE} = 8
POSITIVE LOGIC: HIGH LEVEL = "1"

TRUTH TABLE

D	C	S	R	Q_{n+1}
L	L	φ	φ	I
A	I	φ	φ	H
φ	H	L	L	Q_n
φ	H	H	L	H
φ	H	L	H	L
φ	H	H	H	N.D.

$C = \overline{CE} + \overline{C}$
φ = Don't care
N.D. = Not defined

TEMPERATURE RANGE

- −30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP

5-60

ELECTRICAL CHARACTERISTICS
(at Listed Voltages and Ambient Temperatures).

TEST VOLTAGE VALUES

@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
−30°C	−0.890	−1.890	−1.205	−1.500	−5.2
+25°C	−0.810	−1.850	−1.105	−1.475	−5.2
+85°C	−0.700	−1.825	−1.035	−1.440	−5.2

Characteristic	Symbol	Pin Under Test	10130 Test Limits −30°C Min	Max	+25°C Min	Typ	Max	+85°C Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	(Vcc) Gnd
Power Supply Drain Current	IE	8	−	−	−	28	35	−	−	mAdc	9	−	−	−	8	1,16
Input Current	IinH	6,11	−	−	−	−	220	−	−	µAdc	6	−	−	−	8	1,16
		9	−	−	−	−	265	−	−		4,9	−	−	−		
		4,5,7	−	−	−	−	285	−	−		5,9	−	−	−		
	IinL	4*	−	−	0.50	−	−	−	−	µAdc	−	4	−	−	8	1,16
Logic "1" Output Voltage	VOH	2	−1.060	−0.890	−0.960	−	−0.810	−0.890	−0.700	Vdc	7	−	−	−	8	1,16
Logic "0" Output Voltage	VOL	2	−1.890	−1.675	−1.850	−	−1.650	−1.825	−1.615	Vdc	−	7	−	−	8	1,16
Logic "1" Threshold Voltage	VOHA	2	−1.080	−	−0.980	−	−	0.910	−	Vdc	7	−	−	9	8	1,16
Logic "0" Threshold Voltage	VOLA	2	−	−1.655	−	−	−1.630	−	−1.595	Vdc	−	7	−	9	8	1,16
Switching Times (50 Ω load) (See Figure 1)											+1.11 V		Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay	t7−2−	2	−	−	1.5	2.5	4.3	−	−	ns	−	−	7	2	8	1,16
	t7+2+		−	−	1.5	2.6	4.3	−	−		−	−	7			
	t5+2+		−	−	1.5	2.8	4.3	−	−		6	−	5			
	t4+2−		−	−	1.2	2.8	4.3	−	−		6	−	4			
Rise Time (20% to 80%)	t2+		−	−	1.1	2.5	4.5	−	−		−	−	7			
Fall Time (20% to 80%)	t2−		−	−	1.1	2.5	4.5	−	−		−	−	7			
Setup Time	tsetup†	2	−	−	−	−	2.5	−	−	ns	−	−	6,7	2	8	1,16
Hold Time	thold††	2	−	−	1.5	−	−	−	−	ns	−	−	6,7	2	8	1,16

*All other inputs are tested in the same manner.

† t_{setup} is the minimum time before the positive transition of the clock pulse (C) that information must be present at the data input (D).

†† t_{hold} is the minimum time after the positive transition of the clock pulse (C) that information must remain unchanged at the data input (D).

SWITCHING TIME TEST CIRCUIT

10130

INPUT PULSE

$t^+ = t- = 2.0 \pm 0.2$ns

(20 to 80%)

PROPAGATION DELAY WAVEFORMS @ 25°C


$C = \overline{C}_E + \overline{C}$

NOTES:
1. Each ECL 10,000 series device has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4 mV with an air flow of 200 linear fpm. Outputs are terminated through a 50-ohm resistor to 2.0 volts.

2. For AC tests, all input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TPin to input pin and TPout to output pin. A 50-ohm termination to ground is located in each scope input. Unused outputs are connected to a 50-ohm resistor to ground.

3. Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.

4. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

CIRCUIT SCHEMATIC

10130

$C = \overline{C}_E + \overline{C}.$ All R$_P$ = 50 kΩ.

DESCRIPTION

The 10131 is a dual master-slave type D flip-flop. Asynchronous set (S) and reset (R) override clock ($\overline{C}$) and clock enable ($\overline{CE}$) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the clock enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master-slave construction. Input pulldown resistors eliminate the need to tie unused inputs to V_{EE}. Output rise and fall times have been optimized to provide relaxation of system design and layout criteria.

The 10131 is pin compatible with the 10130 dual D-type latch.

LOGIC DIAGRAM

10131

$V_{CC1} = 1$, $V_{CC2} = 16$, $V_{EE} = 8$
POSITIVE LOGIC: HIGH LEVEL = "1"

FEATURES

- f_{TOG} = 125 MHz MIN
  = 160 MHz TYP
- FAST PROPAGATION DELAY
  = 2.8 ns TYP (SET, RESET)
  = 3.0 ns TYP (CLOCK)
- LOW POWER DISSIPATION = 235 mW/PACKAGE TYP (NO LOAD)
- HIGH FANOUT CAPABILITY
  — CAN DRIVE 50 Ω LINES
- HIGH Z INPUTS — INTERNAL 50 kΩ PULLDOWNS
- HIGH IMMUNITY FROM POWER SUPPLY VARIATIONS: $V_{EE} = -5.2$ V ±5% RECOMMENDED
- OPEN EMITTER LOGIC AND BUSSING CAPABILITY
- PIN COMPATIBLE WITH 10130

APPLICATIONS

- CONTROL LOGIC
- STATUS LOGIC
- COUNTERS
- SHIFT REGISTER
- PRESCALERS

TRUTH TABLE

D	C*	S	R	$Q_{n + 1}$
φ	L	L	L	Q_n
L	H	L	L	L
H	H	L	L	H
φ	•φ	H	L	H
φ	φ	L	H	L
φ	φ	H	H	N.D.

*An H represents a transition from L to H between t = n and t = n + 1

$C = C_C + \overline{CE}$

N.D. = Not defined

TEMPERATURE RANGE

- −30 to +85°C Operating Ambient

PACKAGE TYPE

- F: 16-Pin CERDIP